


DISCRETE SEMICONDUCTORS

PowerMOS
Transistors incl.
TOPFETs and IGBTs



1997

Data Handbook SC13a

Philips
Semiconductors



Let's make things better.

PHILIPS

QUALITY ASSURED

Our quality system focuses on the continuing high quality of our components and the best possible service for our customers. We have a three-sided quality strategy: we apply a system of total quality control and assurance; we operate customer-oriented dynamic improvement programmes; and we promote a partnering relationship with our customers and suppliers.

PRODUCT SAFETY

In striving for state-of-the-art perfection, we continuously improve components and processes with respect to environmental demands. Our components offer no hazard to the environment in normal use when operated or stored within the limits specified in the data sheet.

Some components unavoidably contain substances that, if exposed by accident or misuse, are potentially hazardous to health. Users of these components are informed of the danger by warning notices in the data sheets supporting the components. Where necessary the warning notices also indicate safety precautions to be taken and disposal instructions to be followed. Obviously users of these components, in general the set-making industry, assume responsibility towards the consumer with respect to safety matters and environmental demands.

All used or obsolete components should be disposed of according to the regulations applying at the disposal location. Depending on the location, electronic components are considered to be 'chemical', 'special' or sometimes 'industrial' waste. Disposal as domestic waste is usually not permitted.

PowerMOS Transistors incl. TOPFETs and IGBTs

CONTENTS

	Page
PREFACE	3
INDEX	5
SELECTION GUIDE	13
INTRODUCTION	25
POWERMOS TRANSISTORS "Understanding the data sheet"	29
DEVICE DATA (in alphanumeric sequence)	37
PACKAGE INFORMATION	1125
LEADFORM OPTIONS	1135
MOUNTING INSTRUCTIONS	1139
DATA HANDBOOK SYSTEM	1157

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Dear Customer,

We are pleased to introduce this new update of Philips Semiconductors' PowerMOS Transistors data handbook, SC13a. In this book you will find a number of exciting new products, such as TrenchMOS, Surface Mount MOSFETs and a new range of Commodity PowerMOS products. More details are available in the section called "New Products".

We are planning to publish a new data handbook, SC13b, by mid 1997, which will be called "Small-signal and Medium-power MOS Transistors". Together with this new SC13a you will have a complete overview of Philips Semiconductors' product offering in small-signal, medium and high-power MOS transistors.

Thank you very much for using Philips Semiconductors' devices.

INDEX

PowerMOS Transistors including TOPFETs and IGBTs

Index

Types added to the range since the last issue of data handbook SC13 (1995) are shown in bold print.

TYPE NUMBER	TECHNOLOGY	PACKAGE	PAGE
BUK100-50DL	TOPFET	TO220AB	38
BUK100-50GL	TOPFET	TO220AB	46
BUK100-50GS	TOPFET	TO220AB	55
BUK101-50DL	TOPFET	TO220AB	64
BUK101-50GL	TOPFET	TO220AB	72
BUK101-50GS	TOPFET	TO220AB	81
BUK102-50DL	TOPFET	TO220AB	90
BUK102-50GL	TOPFET	TO220AB	98
BUK102-50GS	TOPFET	TO220AB	107
BUK104-50L	TOPFET	SOT263	116
BUK104-50LP	TOPFET	SOT263-01	116
BUK104-50S	TOPFET	SOT263	116
BUK104-50SP	TOPFET	SOT263-01	116
BUK106-50L	TOPFET	SOT263	127
BUK106-50LP	TOPFET	SOT263-01	127
BUK106-50S	TOPFET	SOT263	127
BUK106-50SP	TOPFET	SOT263-01	127
BUK107-50DL	TOPFET	SOT223	138
BUK107-50DS	TOPFET	SOT223	144
BUK107-50GL	TOPFET	SOT223	150
BUK108-50DL	TOPFET	SOT404	157
BUK108-50GL	TOPFET	SOT404	165
BUK108-50GS	TOPFET	SOT404	174
BUK109-50DL	TOPFET	SOT404	184
BUK109-50GL	TOPFET	SOT404	192
BUK109-50GS	TOPFET	SOT404	201
BUK110-50DL	TOPFET	SOT404	211
BUK110-50GL	TOPFET	SOT404	219
BUK110-50GS	TOPFET	SOT404	228
BUK111-50GL	TOPFET	SOT426	237
BUK112-50GL	TOPFET	SOT263-01	251
BUK113-50DL	TOPFET	SOT223	265
BUK114-50L	TOPFET	SOT426	268
BUK114-50S	TOPFET	SOT426	268
BUK116-50L	TOPFET	SOT426	279
BUK116-50S	TOPFET	SOT426	279
BUK200-50X	TOPFET high side switch	SOT263-01	290
BUK200-50Y	TOPFET high side switch	SOT263-01	301
BUK201-50X	TOPFET high side switch	SOT263-01	312

PowerMOS Transistors including TOPFETs and IGBTs

Index

TYPE NUMBER	TECHNOLOGY	PACKAGE	PAGE
BUK201-50Y	TOPFET high side switch	SOT263-01	323
BUK202-50X	TOPFET high side switch	SOT263-01	334
BUK202-50Y	TOPFET high side switch	SOT263-01	345
BUK203-50Y	TOPFET high side switch	SOT263-01	367
BUK204-50X	TOPFET high side switch	SOT426	378
BUK204-50Y	TOPFET high side switch	SOT426	389
BUK205-50X	TOPFET high side switch	SOT426	400
BUK205-50Y	TOPFET high side switch	SOT426	411
BUK206-50X	TOPFET high side switch	SOT426	422
BUK206-50Y	TOPFET high side switch	SOT426	433
BUK207-50X	TOPFET high side switch	SOT426	444
BUK207-50Y	TOPFET high side switch	SOT426	455
BUK444-200A	MOSFET N	SOT186	466
BUK444-200B	MOSFET N	SOT186	466
BUK444-800A	MOSFET N	SOT186	471
BUK444-800B	MOSFET N	SOT186	471
BUK445-200A	MOSFET N	SOT186	476
BUK445-200B	MOSFET N	SOT186	476
BUK446-800A	MOSFET N	SOT186	481
BUK446-800B	MOSFET N	SOT186	481
BUK446-1000B	MOSFET N	TO220AB	486
BUK451-100A	MOSFET N	TO220AB	491
BUK451-100B	MOSFET N	TO220AB	491
BUK452-60A	MOSFET N	TO220AB	496
BUK452-60B	MOSFET N	TO220AB	496
BUK452-100A	MOSFET N	TO220AB	501
BUK452-100B	MOSFET N	TO220AB	501
BUK453-60A	MOSFET N	TO220AB	506
BUK453-60B	MOSFET N	TO220AB	506
BUK453-100A	MOSFET N	TO220AB	511
BUK453-100B	MOSFET N	TO220AB	511
BUK454-60H	MOSFET N	TO220AB	516
BUK454-200A	MOSFET N	TO220AB	521
BUK454-200B	MOSFET N	TO220AB	521
BUK454-800A	MOSFET N	TO220AB	526
BUK454-800B	MOSFET N	TO220AB	526
BUK455-60A	MOSFET N	TO220AB	531
BUK455-60B	MOSFET N	TO220AB	531
BUK455-60H	MOSFET N	TO220AB	536
BUK455-100A	MOSFET N	TO220AB	541
BUK455-100B	MOSFET N	TO220AB	541

PowerMOS Transistors including TOPFETs and IGBTs

Index

TYPE NUMBER	TECHNOLOGY	PACKAGE	PAGE
BUK455-200A	MOSFET N	TO220AB	546
BUK455-200B	MOSFET N	TO220AB	546
BUK456-60A	MOSFET N	TO220AB	551
BUK456-60B	MOSFET N	TO220AB	551
BUK456-60H	MOSFET N	TO220AB	556
BUK456-100A	MOSFET N	TO220AB	561
BUK456-100B	MOSFET N	TO220AB	561
BUK456-200A	MOSFET N	TO220AB	566
BUK456-200B	MOSFET N	TO220AB	566
BUK456-800A	MOSFET N	TO220AB	571
BUK456-800B	MOSFET N	TO220AB	571
BUK456-1000B	MOSFET N	SOT186	576
BUK462-60A	MOSFET N	SOT404	581
BUK462-100A	MOSFET N	SOT404	586
BUK463-60A	MOSFET N	SOT404	591
BUK463-100A	MOSFET N	SOT404	596
BUK464-60H	MOSFET N	SOT404	601
BUK464-200A	MOSFET N	SOT404	606
BUK465-60A	MOSFET N	SOT404	611
BUK465-60H	MOSFET N	SOT404	616
BUK465-100A	MOSFET N	SOT404	621
BUK465-200A	MOSFET N	SOT404	626
BUK466-60A	MOSFET N	SOT404	631
BUK466-100A	MOSFET N	SOT404	636
BUK466-200A	MOSFET N	SOT404	641
BUK472-60A	MOSFET N	SOT186A	646
BUK472-60B	MOSFET N	SOT186A	646
BUK472-100A	MOSFET N	SOT186A	651
BUK472-100B	MOSFET N	SOT186A	651
BUK473-60A	MOSFET N	SOT186A	656
BUK473-60B	MOSFET N	SOT186A	656
BUK473-100A	MOSFET N	SOT186A	661
BUK473-100B	MOSFET N	SOT186A	661
BUK474-60H	MOSFET N	SOT186	666
BUK474-200A	MOSFET N	SOT186A	671
BUK474-200B	MOSFET N	SOT186A	671
BUK475-60A	MOSFET N	SOT186A	676
BUK475-60B	MOSFET N	SOT186A	676
BUK475-60H	MOSFET N	SOT186A	681
BUK475-100A	MOSFET N	SOT186A	686
BUK475-100B	MOSFET N	SOT186A	686

PowerMOS Transistors including TOPFETs and IGBTs

Index

TYPE NUMBER	TECHNOLOGY	PACKAGE	PAGE
BUK475-200A	MOSFET N	SOT186A	691
BUK475-200B	MOSFET N	SOT186A	691
BUK481-60A	MOSFET N	SOT223	696
BUK481-100A	MOSFET N	SOT223	701
BUK482-60A	MOSFET N	SOT223	706
BUK482-100A	MOSFET N	SOT223	711
BUK482-200A	MOSFET N	SOT223	716
BUK483-60A	MOSFET N	SOT223	721
BUK542-60A	L2FET N	SOT186	726
BUK542-60B	L2FET N	SOT186	726
BUK542-100A	L2FET N	SOT186	731
BUK542-100B	L2FET N	SOT186	731
BUK543-60A	L2FET N	SOT186	736
BUK543-60B	L2FET N	SOT186	736
BUK543-100A	L2FET N	SOT186	741
BUK543-100B	L2FET N	SOT 186	741
BUK545-60A	L2FET N	SOT186	746
BUK545-60B	L2FET N	SOT186	746
BUK545-60H	L2FET N	SOT186	751
BUK545-100A	L2FET N	SOT186	756
BUK545-100B	L2FET N	SOT186	756
BUK545-200A	L2FET N	SOT186	761
BUK545-200B	L2FET N	SOT186	761
BUK552-60A	L2FET N	TO220AB	766
BUK552-60B	L2FET N	TO220AB	766
BUK552-100A	L2FET N	TO220AB	771
BUK552-100B	L2FET N	TO220AB	771
BUK553-48C	L2FET N	TO220AB	776
BUK553-60A	L2FET N	TO220AB	782
BUK553-60B	L2FET N	TO220AB	782
BUK553-100A	L2FET N	TO220AB	787
BUK553-100B	L2FET N	TO220AB	787
BUK554-60H	L2FET N	TO220AB	792
BUK554-200A	L2FET N	TO220AB	797
BUK554-200B	MOSFET N	TO220AB	797
BUK555-60A	L2FET N	TO220AB	802
BUK555-60B	L2FET N	TO220AB	802
BUK555-60H	L2FET N	TO220AB	807
BUK555-100A	L2FET N	TO220AB	812
BUK555-100B	MOSFET N	TO220AB	812
BUK555-200A	L2FET N	TO220AB	817

PowerMOS Transistors including TOPFETs and IGBTs

Index

TYPE NUMBER	TECHNOLOGY	PACKAGE	PAGE
BUK555-200B	L2FET N	TO220AB	817
BUK556-60A	L2FET N	TO220AB	822
BUK556-60H	L2FET N	TO220AB	827
BUK562-60A	MOSFET N	SOT404	832
BUK562-100A	L2FET N	SOT404	837
BUK563-48C	Protected L2FET	SOT404	842
BUK563-60A	L2FET N	SOT404	848
BUK563-100A	L2FET N	SOT404	853
BUK564-60H	L2FET N	SOT404	858
BUK564-200A	L2FET N	SOT404	863
BUK565-60A	L2FET N	SOT404	868
BUK565-60H	L2FET N	SOT404	873
BUK565-100A	L2FET N	SOT404	878
BUK565-200A	L2FET N	SOT404	883
BUK566-60A	L2FET N	TO220AB	888
BUK566-60H	L2FET N	SOT404	893
BUK573-48C	L2FET N	SOT186A	898
BUK574-60H	L2FET N	SOT186A	904
BUK581-60A	L2FET N	SOT223	907
BUK581-100A	L2FET N	SOT223	912
BUK582-60A	L2FET N	SOT223	917
BUK582-100A	L2FET N	SOT223	922
BUK583-60A	L2FET N	SOT223	927
BUK854-800A	Fast IGBT	TO220AB	932
BUK856-400IZ	Protected L2IGBT	TO220AB	937
BUK856-800A	Fast IGBT	TO220AB	943
BUK866-400IZ	Protected L2IGBT	SOT404	948
BUK7508-55	TrenchMOS N	TO220AB	954
BUK7514-55	TrenchMOS N	TO220AB	960
BUK7518-55	TrenchMOS N	TO220AB	966
BUK7524-55	TrenchMOS N	TO220AB	972
BUK9508-55	L2TrenchMOS N	SOT220AB	978
BUK9514-55	L2TrenchMOS N	TO220AB	984
BUK9518-55	L2TrenchMOS N	TO220AB	990
BUK9524-55	L2TrenchMOS N	TO220AB	996
PHB36N06E	MOSFET N	SOT404	1002
PHP10N10E	MOSFET N	TO220AB	1007
PHP10N40E	MOSFET N	TO220AB	1012
PHP12N10E	MOSFET N	TO220AB	1015
PHP15N06E	MOSFET N	TO220AB	1019
PHP18N20E	MOSFET N	TO220AB	1024

PowerMOS Transistors including TOPFETs and IGBTs

Index

TYPE NUMBER	TECHNOLOGY	PACKAGE	PAGE
PHP1N50E	MOSFET N	TO220AB	1026
PHP1N60E	MOSFET N	TO220AB	1029
PHP20N06E	MOSFET N	TO220AB	1029
PHP26N10E	MOSFET N	TO220AB	1035
PHP2N40E	MOSFET N	TO220AB	1040
PHP2N60E	MOSFET N	TO220AB	1042
PHP3055E	MOSFET N	TO220AB	1044
PHP3055L	L2FET N	TO220AB	1046
PHP33N10	MOSFET N	TO220AB	1048
PHP36N06E	MOSFET N	TO220AB	1053
PHP3N20E	MOSFET N	TO220AB	1058
PHP3N50E	MOSFET N	TO220AB	1060
PHP3N60E	MOSFET N	TO220AB	1062
PHP4N40E	MOSFET N	TO220AB	1064
PHP4N50E	MOSFET N	TO220AB	1066
PHP50N06	MOSFET N	TO220AB	1068
PHP5N20E	MOSFET N	TO220AB	1073
PHP5N40E	MOSFET N	TO220AB	1075
PHP6N60E	MOSFET N	TO220AB	1077
PHP8N20E	MOSFET N	TO220AB	1079
PHP8N50E	MOSFET N	TO220AB	1084
PHX15N06E	MOSFET N	SOT186A	1086
PHX1N40E	MOSFET N	SOT186A	1091
PHX1N50E	MOSFET N	SOT186A	1094
PHX1N60E	MOSFET N	TO220AB	1097
PHX2N40E	MOSFET N	SOT186A	1100
PHX2N50E	MOSFET N	SOT186A	1103
PHX2N60E	MOSFET N	SOT186A	1106
PHX4N40E	MOSFET N	SOT186A	1109
PHX4N50E	MOSFET N	SOT186A	1112
PHX4N60E	MOSFET N	TO220AB	1115
PHX5N40E	MOSFET N	SOT186A	1118
PHX5N50E	MOSFET N	SOT186A	1121

SELECTION GUIDE

	Page
TOPFETs	14
PowerMOS Transistors	16
Insulated Gate Bipolar Transistors	23

TOPFETs

Selection Guide

V_{DS}	$R_{DS(ON)}$	@ I_D	I_D	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

50	0.028	25	50	125	BUK106-50L	TOPFET	SOT263
50	0.028	25	50	125	BUK106-50LP	TOPFET	SOT263-01
50	0.028	25	50	125	BUK116-50L	TOPFET	SOT426
50	0.028	25	50	125	BUK106-50S	TOPFET	SOT263
50	0.028	25	50	125	BUK106-50SP	TOPFET	SOT263-01
50	0.028	25	50	125	BUK116-50S	TOPFET	SOT426
50	0.028	25	50	125	BUK102-50GS	TOPFET	TO220AB
50	0.028	25	50	125	BUK110-50GS	TOPFET	SOT404
50	0.035	25	45	125	BUK102-50DL	TOPFET	TO220AB
50	0.035	25	45	125	BUK110-50DL	TOPFET	SOT404
50	0.035	25	45	125	BUK102-50GL	TOPFET	TO220AB
50	0.035	25	45	125	BUK110-50GL	TOPFET	SOT404
50	0.05	13	29	75	BUK101-50GS	TOPFET	TO220AB
50	0.05	13	29	75	BUK109-50GS	TOPFET	SOT404
50	0.06	13	26	75	BUK101-50DL	TOPFET	TO220AB
50	0.06	13	26	75	BUK109-50DL	TOPFET	SOT404
50	0.06	13	26	75	BUK101-50GL	TOPFET	TO220AB
50	0.06	13	26	75	BUK109-50GL	TOPFET	SOT404
50	0.093	6	12	52	BUK111-50GL	TOPFET	SOT426
50	0.093	6	12	52	BUK112-50GL	TOPFET	SOT263-01
50	0.1	7.5	15	40	BUK104-50L	TOPFET	SOT263
50	0.1	7.5	15	40	BUK104-50LP	TOPFET	SOT263-01
50	0.1	7.5	15	40	BUK114-50L	TOPFET	SOT426
50	0.1	7.5	15	40	BUK104-50S	TOPFET	SOT263
50	0.1	7.5	15	40	BUK104-50SP	TOPFET	SOT263-01
50	0.1	7.5	15	40	BUK114-50S	TOPFET	SOT426
50	0.1	7.5	15	40	BUK100-50GS	TOPFET	TO220AB
50	0.1	7.5	15	40	BUK108-50GS	TOPFET	SOT404
50	0.125	7.5	13.5	40	BUK100-50DL	TOPFET	TO220AB
50	0.125	7.5	13.5	40	BUK108-50DL	TOPFET	SOT404
50	0.125	7.5	13.5	40	BUK100-50GL	TOPFET	TO220AB
50	0.125	7.5	13.5	40	BUK108-50GL	TOPFET	SOT404
50	0.175	0.1	0.7	1.8	BUK107-50DS	TOPFET	SOT223
50	0.2	0.1	0.7	1.8	BUK107-50DL	TOPFET	SOT223
50	0.2	0.1	0.7	1.8	BUK107-50GL	TOPFET	SOT223

TOPFETs

Selection Guide

V_{DS}	$R_{DS(ON)}$	@ I_D	I_D	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

50	0.2	1	4	4	BUK113-50DL ¹	TOPFET	SOT223
----	-----	---	---	---	--------------------------	--------	--------

50	0.038	10	20	125	BUK202-50X	TOPFET High side switch	SOT263-01
50	0.038	10	20	125	BUK202-50Y	TOPFET High side switch	SOT263-01
50	0.038	10	20	125	BUK206-50X	TOPFET High side switch	SOT426
50	0.038	10	20	125	BUK206-50Y	TOPFET High side switch	SOT426
50	0.06	7.5	15	83.3	BUK201-50X	TOPFET High side switch	SOT263-01
50	0.06	7.5	15	83.3	BUK201-50Y	TOPFET High side switch	SOT263-01
50	0.06	7.5	15	83.3	BUK205-50X	TOPFET High side switch	SOT426
50	0.06	7.5	15	83.3	BUK205-50Y	TOPFET High side switch	SOT426
50	0.1	5	10	62.5	BUK200-50X	TOPFET High side switch	SOT263-01
50	0.1	5	10	62.5	BUK200-50Y	TOPFET High side switch	SOT263-01
50	0.1	5	10	62.5	BUK204-50X	TOPFET High side switch	SOT426
50	0.1	5	10	62.5	BUK204-50Y	TOPFET High side switch	SOT426
50	0.22	2	4	50	BUK203-50X	TOPFET High side switch	SOT263-01
50	0.22	2	4	50	BUK203-50Y	TOPFET High side switch	SOT263-01
50	0.22	2	4	50	BUK207-50X	TOPFET High side switch	SOT426
50	0.22	2	4	50	BUK207-50Y	TOPFET High side switch	SOT426

¹ In development at date of handbook publication.

V_{DS}	$R_{DS(ON)}$	@ I_D	I_D	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

48	0.085	10	21	75	BUK553-48C	Protected L ² FET N	TO220AB
48	0.085	10	21	75	BUK563-48C	Protected L ² FET N	SOT404
48	0.085	10	13	50	BUK573-48C	Protected L ² FET N	SOT186A

* indicates new types which will be available Q1/Q2 1997

55	0.008	25	75	187	BUK7508-55	TrenchMOS N	TO220AB
55	0.008	25	75	187	BUK7608-55 *	TrenchMOS N	SOT404
55	0.008	25	75	187	BUK9508-55	L ² TrenchMOS N	TO220AB
55	0.008	25	75	187	BUK9608-55 *	L ² TrenchMOS N	SOT404
55	0.014	25	68	142	BUK7514-55	TrenchMOS N	TO220AB
55	0.014	25	68	142	BUK7614-55 *	TrenchMOS N	SOT404
55	0.014	25	68	142	BUK9514-55	L ² TrenchMOS N	TO220AB
55	0.014	25	68	142	BUK9614-55 *	L ² TrenchMOS N	SOT404
55	0.018	25	57	125	BUK7518-55	TrenchMOS N	TO220AB
55	0.018	25	57	125	BUK7618-55 *	TrenchMOS N	SOT404
55	0.018	25	57	125	BUK9518-55	L ² TrenchMOS N	TO220AB
55	0.018	25	57	125	BUK9618-55 *	L ² TrenchMOS N	SOT404
55	0.020	25	52	115	BUK7520-55 *	TrenchMOS N	TO220AB
55	0.020	25	52	115	BUK7620-55 *	TrenchMOS N	SOT404
55	0.020	25	52	115	BUK9520-55 *	L ² TrenchMOS N	TO220AB
55	0.020	25	52	115	BUK9620-55 *	L ² TrenchMOS N	SOT404
55	0.024	25	45	103	BUK7524-55	TrenchMOS N	TO220AB
55	0.024	25	45	103	BUK7624-55 *	TrenchMOS N	SOT404
55	0.024	25	45	103	BUK9524-55	L ² TrenchMOS N	TO220AB
55	0.024	25	45	103	BUK9624-55 *	L ² TrenchMOS N	SOT404
55	0.030	15	30	75	BUK7530-55 *	TrenchMOS N	TO220AB
55	0.030	15	30	75	BUK7630-55 *	TrenchMOS N	SOT404
55	0.030	15	30	75	BUK9530-55 *	L ² TrenchMOS N	TO220AB
55	0.030	15	30	75	BUK9630-55 *	L ² TrenchMOS N	SOT404
55	0.040	5	10.7	8.3	BUK7840-55 *	TrenchMOS N	SOT223
55	0.040	5	10.7	8.3	BUK9840-55 *	L ² TrenchMOS N	SOT223
55	0.070	10	19	60	BUK7570-55 *	TrenchMOS N	TO220AB
55	0.070	10	19	60	BUK7670-55 *	TrenchMOS N	SOT404
55	0.070	10	19	60	BUK9570-55 *	L ² TrenchMOS N	TO220AB
55	0.070	10	19	60	BUK9670-55 *	L ² TrenchMOS N	SOT404

PowerMOS transistors

Selection Guide

V_{DS}	$R_{DS(ON)}$	@ I_D	I_D	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

55	0.080	5	7.5	8.3	BUK7880-55 *	TrenchMOS N	SOT223
55	0.080	5	7.5	8.3	BUK9880-55 *	L ² TrenchMOS N	SOT223
55	0.150	5	5.5	8.3	BUK78150-55 *	TrenchMOS N	SOT223
55	0.150	5	5.5	8.3	BUK98150-55 *	L ² TrenchMOS N	SOT223

60	0.020	25	60	150	BUK466-60H	MOSFET N	SOT404
60	0.020	25	60	150	BUK456-60H	MOSFET N	TO220AB
60	0.022	25	60	150	BUK556-60H	L ² FET N	TO220AB
60	0.022	25	60	150	BUK566-60H	L ² FET N	SOT404
60	0.026	25	50	150	BUK556-60A	L ² FET N	TO220AB
60	0.026	25	50	150	BUK566-60A	L ² FET N	SOT404
60	0.028	29	52	150	BUK456-60A	MOSFET N	TO220AB
60	0.028	29	52	150	BUK466-60A	MOSFET N	SOT404
60	0.028	29	52	150	PHP50N06	MOSFET N	TO220AB
60	0.03	29	51	150	BUK456-60B	MOSFET N	TO220AB
60	0.03	20	43	125	BUK465-60H	MOSFET N	SOT404
60	0.03	20	43	125	BUK455-60H	MOSFET N	TO220AB
60	0.03	20	22.5	30	BUK475-60H	MOSFET N	SOT186A
60	0.038	20	41	125	BUK455-60A	MOSFET N	TO220AB
60	0.038	20	41	125	BUK555-60H	L ² FET N	TO220AB
60	0.038	20	41	125	BUK454-60H	MOSFET N	TO220AB
60	0.038	20	21	30	BUK474-60H	MOSFET N	SOT186
60	0.038	20	41	125	BUK464-60H	MOSFET N	SOT404
60	0.038	20	21	30	BUK545-60H	L ² FET N	SOT186
60	0.038	20	41	125	BUK565-60H	L ² FET N	SOT404
60	0.038	20	41	125	BUK465-60A	MOSFET N	SOT404
60	0.038	20	21	30	BUK475-60A	MOSFET N	SOT186A
60	0.038	20	41	125	PHP36N06E	MOSFET N	TO220AB
60	0.038	20	41	125	PHB36N06E	MOSFET N	SOT404
60	0.042	20	39	125	BUK555-60A	L ² FET N	TO220AB
60	0.042	20	20	30	BUK545-60A	L ² FET N	SOT186
60	0.042	20	39	125	BUK554-60H	L ² FET N	TO220AB
60	0.042	20	20	30	BUK574-60H	L ² FET N	SOT186A
60	0.042	20	39	125	BUK564-60H	L ² FET N	SOT404
60	0.042	20	39	125	BUK565-60A	L ² FET N	SOT404

V_{DS}	$R_{DS(ON)}$	@ I_D	I_D	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

60	0.045	20	38	125	BUK455-60B	MOSFET N	TO220AB
60	0.045	220	20	30	BUK475-60B	MOSFET N	SOT186A
60	0.055	20	35	125	BUK555-60B	L ² FET N	TO220AB
60	0.055	20	18	30	BUK545-60B	L ² FET N	SOT186
60	0.08	10	22	75	BUK453-60A	MOSFET N	TO220AB
60	0.08	10	22	75	BUK463-60A	MOSFET N	SOT404
60	0.08	9	13	25	BUK473-60A	MOSFET N	SOT186A
60	0.08	10	22	75	PHP20N06E	MOSFET N	TO220AB
60	0.08	9	13	25	PHX15N06E	MOSFET N	SOT186A
60	0.085	10	21	75	BUK553-60A	L ² FET N	TO220AB
60	0.085	10	21	75	BUK563-60A	L ² FET N	SOT404
60	0.085	10	13	25	BUK543-60A	L ² FET N	SOT186
60	0.1	10	20	75	BUK553-60B	L ² FET N	TO220AB
60	0.1	10	20	75	BUK453-60B	MOSFET N	TO220AB
60	0.1	10	12	25	BUK543-60B	L ² FET N	SOT186
60	0.1	3.2	3.2	1.8	BUK483-60A	MOSFET N	SOT223
60	0.1	3.2	3.2	1.8	BUK583-60A	L ² FET N	SOT223
60	0.1	9	12	25	BUK473-60B	MOSFET N	SOT186A
60	0.13	8.5	15	60	BUK452-60A	MOSFET N	TO220AB
60	0.13	2.5	2.5	1.7	BUK482-60A	MOSFET N	SOT223
60	0.13	8.5	15	60	BUK462-60A	MOSFET N	SOT404
60	0.13	8.5	10	22	BUK472-60A	MOSFET N	SOT186A
60	0.13	8.5	15	60	PHP15N06E	MOSFET N	TO220AB
60	0.15	8.5	14	60	BUK552-60A	L ² FET N	TO220AB
60	0.15	8.5	9.2	22	BUK542-60A	L ² FET N	SOT186
60	0.15	8.5	14	60	BUK452-60B	MOSFET N	TO220AB
60	0.15	2.7	2.7	1.7	BUK582-60A	L ² FET N	SOT223
60	0.15	8.5	14	60	BUK562-60A	L ² FET N	SOT404
60	0.15	8.5	9.2	22	BUK472-60B	MOSFET N	SOT186A
60	0.15	6	12	40	PHP3055E	MOSFET N	TO220AB
60	0.18	8.5	13	60	BUK552-60B	L ² FET N	TO220AB
60	0.18	6	12	40	PHP3055L	L ² FET N	TO220AB
60	0.18	8.5	8.4	22	BUK542-60B	L ² FET N	SOT186
60	0.35	1.6	1.6	1.5	BUK481-60A	MOSFET N	SOT223
60	0.40	1.5	1.5	1.5	BUK581-60A	L ² FET N	SOT223

PowerMOS transistors

Selection Guide

V _{DS}	R _{DS(ON)}	@I _D	I _D	P _D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

100	0.038	20	41	125	PHP10N10E	MOSFET N	TO220AB
100	0.057	15	34	150	BUK456-100A	MOSFET N	TO220AB
100	0.057	15	34	150	PHP33N10	MOSFET N	TO220AB
100	0.065	15	32	150	BUK456-100B	MOSFET N	TO220AB
100	0.08	13	26	125	BUK455-100A	MOSFET N	TO220AB
100	0.08	13	14	30	BUK475-100A	MOSFET N	SOT186A
100	0.08	13	26	125	PHP26N10E	MOSFET N	TO220AB
100	0.085	13	25	125	BUK555-100A	L ² FET N	TO220AB
100	0.085	13	13	30	BUK545-100A	L ² FET N	SOT186
100	0.1	13	23	125	BUK455-100B	MOSFET N	TO220AB
100	0.1	13	12	30	BUK475-100B	MOSFET N	SOT186A
100	0.11	13	22	125	BUK555-100B	L ² FET N	TO220AB
100	0.11	13	12	30	BUK545-100B	L ² FET N	SOT186
100	0.16	5	14	75	BUK453-100A	MOSFET N	TO220AB
100	0.16	5	9	25	BUK473-100A	MOSFET N	SOT186A
100	0.16	5	14	75	PHP12N10E	MOSFET N	TO220AB
100	0.18	5	8.3	25	BUK543-100A	L ² FET N	SOT186
100	0.18	6.5	13	75	BUK553-100A	L ² FET N	TO220AB
100	0.2	5	13	75	BUK453-100B	MOSFET N	TO220AB
100	0.2	5	8	25	BUK473-100B	MOSFET N	SOT186A
100	0.22	5	7.5	25	BUK543-100B	L ² FET N	SOT186
100	0.22	6.5	12	75	BUK553-100B	L ² FET N	TO220AB
100	0.25	5.5	11	60	BUK452-100A	MOSFET N	TO220AB
100	0.25	5.5	6.6	22	BUK472-100A	MOSFET N	SOT186A
100	0.28	5.5	6.3	22	BUK542-100A	L ² FET N	SOT186
100	0.28	5.5	10	60	BUK552-100A	L ² FET N	TO220AB
100	0.28	1.8	1.8	1.8	BUK482-100A	MOSFET N	SOT223
100	0.3	5.5	10	60	BUK452-100B	MOSFET N	TO220AB
100	0.3	5.5	6.1	22	BUK472-100B	MOSFET N	SOT186A
100	0.31	1.7	1.7	1.8	BUK582-100A	L ² FET N	SOT223
100	0.35	5.5	8.5	60	BUK552-100B	L ² FET N	TO220AB
100	0.35	5.5	5.6	22	BUK542-100B	L ² FET N	SOT186
100	0.8	1	1	1.5	BUK481-100A	MOSFET N	SOT223
100	0.9	0.9	.9	1.5	BUK581-100A	L ² FET N	SOT223
100	0.25	5.5	11	60	BUK462-100A	MOSFET N	SOT404

V_{DS}	$R_{DS(ON)}$	@ I_b	I_b	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

100	0.28	5.5	10	60	BUK562-100A	L ² FET N	SOT404
100	0.16	5	14	75	BUK463-100A	MOSFET N	SOT404
100	0.18	6.5	13	75	BUK563-100A	L ² FET N	SOT404
100	0.08	13	26	125	BUK465-100A	MOSFET N	SOT404
100	0.085	13	14	30	BUK565-100A	L ² FET N	SOT404
100	0.057	15	34	150	BUK466-100A	MOSFET N	SOT404

200	0.16	10	19	150	BUK456-200A	MOSFET N	TO220AB
200	0.18	11	18	136	PHP18N20E	MOSFET N	TO220AB
200	0.2	10	17	150	BUK456-200B	MOSFET N	TO220AB
200	0.23	7	7.6	30	BUK545-200A	L ² FET N	SOT186
200	0.23	7	7.6	30	BUK445-200A	MOSFET N	SOT186
200	0.23	7	14	125	BUK555-200A	L ² FET N	TO220AB
200	0.23	7	14	125	BUK455-200A	MOSFET N	TO220AB
200	0.23	7	7.6	30	BUK475-200A	MOSFET N	SOT186A
200	0.28	7	7	30	BUK545-200B	L ² FET N	SOT186
200	0.28	7	7	30	BUK445-200B	MOSFET N	SOT186
200	0.28	7	13	125	BUK555-200B	L ² FET N	TO220AB
200	0.28	7	13	125	BUK455-200B	MOSFET N	TO220AB
200	0.28	7	7	30	BUK475-200B	MOSFET N	SOT186A
200	0.4	3.5	9.2	90	BUK454-200A	MOSFET N	TO220AB
200	0.4	3.5	9.2	90	BUK554-200A	L ² FET N	TO220AB
200	0.4	3.5	5.3	25	BUK444-200A	MOSFET N	SOT186
200	0.4	3.5	5.3	25	BUK474-200A	MOSFET N	SOT186A
200	0.4	3.5	9.2	90	PHP8N20E	MOSFET N	TO220AB
200	0.5	3.5	8.2	90	BUK454-200B	MOSFET N	TO220AB
200	0.5	3.5	8.2	90	BUK554-200B	L ² FET N	TO220AB
200	0.5	3.5	4.7	25	BUK444-200B	MOSFET N	SOT186
200	0.23	7	14	125	BUK565-200A	L ² FET N	SOT404
200	0.23	7	14	125	BUK465-200A	MOSFET N	SOT404
200	0.4	3.5	9.2	90	BUK564-200A	L ² FET N	SOT404
200	0.4	3.5	9.2	90	BUK464-200A	MOSFET N	SOT404
200	0.16	10	19	150	BUK466-200A	MOSFET N	SOT404
200	0.5	3.5	4.7	25	BUK474-200B	MOSFET N	SOT186A
200	0.8	2.5	5	40	PHP5N20E	MOSFET N	TO220AB

PowerMOS transistors

Selection Guide

V_{DS}	$R_{DS(ON)}$	@ I_D	I_D	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

200	0.9	2	2	8.3	BUK482-200A	MOSFET N	SOT223
200	1.5	1.7	3.5	20	PHP3N20E	MOSFET N	TO220AB

400	0.55	5	10	125	PHP10N40E	MOSFET N	TO220AB
400	0.55	5	4.9	30	PHX5N40E	MOSFET N	SOT186A
400	1	3.25	6.5	100	PHP5N40E	MOSFET N	TO220AB
400	1	3.25	3.6	30	PHX4N40E	MOSFET N	SOT186A
400	1.8	2.1	4.2	75	PHP4N40E	MOSFET N	TO220AB
400	1.8	2.1	2.4	25	PHX2N40E	MOSFET N	SOT186A
400	3.5	1.25	2.5	50	PHP2N40E	MOSFET N	TO220AB
400	3.5	1.25	1.75	25	PHX1N40E	MOSFET N	SOT186A

500	0.8	4	8	125	PHP8N50E	MOSFET N	TO220AB
500	0.8	4	4	30	PHX5N50E	MOSFET N	SOT186A
500	1.5	2.65	5.3	100	PHP4N50E	MOSFET N	TO220AB
500	1.5	2.65	2.9	30	PHX4N50E	MOSFET N	SOT186A
500	3	1.6	3.2	75	PHP3N50E	MOSFET N	TO220AB
500	3	1.6	1.9	25	PHX2N50E	MOSFET N	SOT186A
500	5	1	2	50	PHP1N50E	MOSFET N	TO220AB
500	5	1	1.4	25	PHX1N50E	MOSFET N	SOT186A

600	1.2	3.25	6.5	125	PHP6N60E	MOSFET N	TO220AB
600	1.2	3.25	3.2	30	PHX4N60E	MOSFET N	SOT186A
600	2.2	2.15	4.3	100	PHP3N60E	MOSFET N	TO220AB
600	2.2	2.15	2.4	30	PHX2N60E	MOSFET N	SOT186A
600	4.4	1.3	2.6	75	PHP2N60E	MOSFET N	TO220AB
600	6	0.9	1.9	50	PHP1N60E	MOSFET N	TO220AB
600	6	0.9	1.3	25	PHX1N60E	MOSFET N	SOT186A

V_{DS}	$R_{DS(ON)}$	@ I_D	I_D	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(Ω)	(A)	(A)	(W)			

800	3	1.5	4	125	BUK456-800A	MOSFET N	TO220AB
800	3	1.5	2	30	BUK446-800A	MOSFET N	SOT186
800	4	1.5	3.5	125	BUK456-800B	MOSFET N	TO220AB
800	4	1.5	1.7	30	BUK446-800B	MOSFET N	SOT186
800	6	1	2.4	100	BUK454-800A	MOSFET N	TO220AB
800	6	1.0	1.4	30	BUK444-800A	MOSFET N	SOT186
800	8	1	2.0	100	BUK454-800B	MOSFET N	TO220AB
800	8	1	1.2	30	BUK444-800B	MOSFET N	SOT186

1000	5	1.5	3.1	125	BUK456-1000B	MOSFET N	TO220AB
1000	5	1.5	1.5	30	BUK446-1000B	MOSFET N	SOT186

Insulated Gate Bipolar Transistors (IGBTs)

Selection Guide

V_{CE}	$V_{CE(SAT)}$	I_C	t_t	P_D	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(V)	(A)	(μ s)	(W)			

400	2.2	15	10	125	BUK856-400IZ	Protected L ² IGBT	TO220AB
400	2.2	15	10	125	BUK866-400IZ	Protected L ² IGBT	SOT404
800	3.5	12	0.4	85	BUK854-800A	Fast IGBT	TO220AB
800	3.5	24	0.4	125	BUK856-800A	Fast IGBT	TO220AB

REPLACED / WITHDRAWN TYPES

The following type numbers were in the previous issue of this handbook, but are not in the current version:

TYPE NUMBER	REPLACED BY	REASON FOR DELETION
BUK105-50L	see BUK104/106-50L	
BUK105-50LP	see BUK104/106-50LP	
BUK105-50S	see BUK104/106-50S	
BUK105-50SP	see BUK104/106-50SP	
BUK444-400B	PHX4N40E	
BUK444-500B	PHX3N50E	
BUK444-600B	PHX2N60E	
BUK445-400B	PHX5N40E	
BUK445-500B	PHX4N50E	
BUK445-600B	PHX3N60E	
BUK454-400B	PHP4N40E	
BUK454-500B	PHP3N50E	
BUK454-600B	PHP2N60E	
BUK455-400B	PHP5N40E	
BUK455-500B	PHP4N50E	
BUK455-600B	PHP3N60E	
BUK457-400B	PHP10N40E	
BUK457-500B	PHP8N50E	
BUK457-600B	PHP6N60E	
BUK655-500B		non preferred
BUK657-400B		non preferred
BUK657-500B		non preferred
BUK854-500IS	see BUK856-400IZ	
BUK856-450IX	see BUK856-400IZ	
BUK445-60A	BUK475-60A	
BUK445-60B	BUK475-60B	
BUK445-60H	BUK475-60H	
BUK443-60A	BUK473-60A	
BUK443-60B	BUK473-60B	
BUK445-100A	BUK475-100A	
BUK445-100B	BUK475-100B	
BUK443-100A	BUK473-100A	
BUK443-100B	BUK473-100B	
BUK442-100A	BUK472-100A	
BUK442-100B	BUK472-100B	

INTRODUCTION

	Page
Quality	26
Type numbers	27
Features	28
New products	28

PowerMOS transistors including TOPFETs and IGBTs

Introduction

QUALITY

Total Quality Management

Philips Semiconductors is a Quality Company, renowned for the high quality of our products and service. We keep alive this tradition by constantly aiming towards one ultimate standard, that of zero defects. This aim is guided by our Total Quality Management (TQM) system, the basis of which is described in the following paragraphs.

QUALITY ASSURANCE

Based on ISO9000 standards, customer standards such as Ford TQE, CDF-AEC-Q100 & -Q101 and IBM MDQ and the CECC system of conformity. Our factories are certified to ISO 9000, QS9000 and CECC by external inspectorates and to Philips' own PQA90 award.

PARTNERSHIPS WITH CUSTOMERS

PPM co-operations, design-in agreements, ship-to-stock, just-in-time and self-qualification programmes, and application support.

PARTNERSHIPS WITH SUPPLIERS

Ship-to-stock, statistical process control and ISO 9000 audits.

QUALITY IMPROVEMENT PROGRAMME

Continuous process and system improvement, design improvement, complete use of statistical process control, realization of our final objective of zero defects, and logistics improvement by ship-to-stock and just-in-time agreements.

Advanced quality planning

During the design and development of new products and processes, quality is built-in by advanced quality planning. Through failure-mode-and-effect analysis the critical parameters are detected and measures taken to ensure good performance on these parameters. The capability of process steps is also planned in this phase.

Product conformance

The assurance of product conformance is an integral part of our quality assurance (QA) practice. This is achieved by:

- Incoming material management through partnerships with suppliers.
- In-line quality assurance to monitor process reproducibility during manufacture and initiate any necessary corrective action. Critical process steps are 100% under statistical process control.
- Acceptance tests on finished products to verify conformance with the device specification. The test results are used for quality feedback and corrective actions. The inspection and test requirements are detailed in the general quality specifications.
- Periodic inspections to monitor and measure the conformance of products.

Product reliability

With the increasing complexity of Original Equipment Manufacturer (OEM) equipment, component reliability must be extremely high. Our research laboratories and development departments study the failure mechanisms of semiconductors. Their studies result in design rules and process optimization for the highest built-in product reliability. Highly accelerated tests are applied to the products reliability evaluation. Rejects from reliability tests and from customer complaints are submitted to failure analysis, to result in corrective action.

Customer responses

Our quality improvement depends on joint action with our customer. We need our customer's inputs and we invite constructive comments on all aspects of our performance. Please contact our local sales representative.

Recognition

The high quality of our products and services is demonstrated by many Quality Awards granted by major customers and international organizations.

PowerMOS Transistors including TOPFETs and IGBTs

Introduction

TYPE NUMBERS

Philips Power MOSFETs and related products can be grouped into three distinct type number schemes. The Type numbers are made up as follows:

a) Standard DMOS - 'BUKxxx' type numbers

The format is BUK prefix then a 3-digit 'type code' and a hyphen followed by a voltage and a single or two letter suffix.

The 3-digit 'type code' conform to the scheme shown in the table below. The first digit defines the technology, the second outline and the third indicates the approximate chip size. TOPFET's use a modified scheme where the second and third digits are chosen sequentially as each new type is released.

Example: BUK563-60A is a logic level FET in SOT404 outline with a size 3 chip, 60V rated maximum V_{DS} and top grade: $R_{DS(on)}$.

b) TrenchMOS™ Type Numbers

The TrenchMOS™ type numbering scheme system follows a similar scheme the standard DMOS range. Again the first digit after BUK refers to the technology: '7' for a standard level device and '9' for a logic level device. The second digit is again the package designation and follows the same relationship as the DMOS range. These are also shown in the table below. The major difference with the TrenchMOS™ numbering scheme is the use of the subsequent two digits to express the $R_{DS(on)}$ maximum rating of the device in $m\Omega$. TrenchMOS™ devices can therefore be identified easily as they have a 4 digit 'type code' after the BUK prefix.


Example: BUK7508-55 is a standard level TrenchMOS™ device in a SOT78 with an $R_{DS(on)}$ maximum rating of 8mOhms and a 55V maximum drain-source rating.

DIGIT	1st	2nd	3rd
CODE	TECHNOLOGY	OUTLINE	CHIP SIZE (mm ²)
0	(-)	(-)	(-)
1	L.S. TOPFET	(-)	2
2	H.S. TOPFET	SOT428	4
3	(-)	(-)	6
4	NMOSFET	SOT186	8
5	L ² FET	TO220AB	14
6	(-)	SOT404	20
7	STD TRENCH	SOT186A	25
8	IGBT	SOT223	36
9	L ² TRENCH	SOT262	42

c) PHP style type numbers

A new range of products has recently been released under this scheme which is designed for easy cross reference to industry standard type numbers.

There is one notable exception to this scheme - the PHP3055E family. For historical reasons this industry standard device does not conform



PowerMOS Transistors including TOPFETs and IGBTs

Introduction

FEATURES

Higher maximum junction temperature

All of the low voltage types (up to 200 V) in TO220AB outlines are now published with $T_j(\text{max})$ of 175 °C.

Logic level gate

This range of products has logic level gate drive. These can be fully switched on with a VGS of only 5 V and is therefore compatible with standard digital integrated circuits.

Ruggedness

The majority of the products in this book are 100% tested to guarantee the published avalanche energy rating.

Application information

Application information for power MOS devices and other Philips Semiconductors power products is published in the power Semiconductors Applications Handbook. The order code for this publication is; 9398 652 85011

The Applications Handbook contains information on the theory of power transistors and diodes in typical applications such as SMPS and TV deflection circuits. Examples are included to support the theory.

A number of other useful technical publications and cross reference guides are available through our fact sheet system.

NEW PRODUCTS

Philips Semiconductors are working intensively on bringing new products to the market in PowerMOS and related technologies. These are the new products and technologies that appear for the first time in this data handbook.

TrenchMOS™

TrenchMOS™ is Philips Semiconductors' revolutionary new MOSFET design which delivers extremely low $R_{DS(\text{On})}$ performance. Compared with the standard DMOS process, TrenchMOS™ achieves reductions of up to 55% in $R_{DS(\text{on})}$ performance. This translates into significant benefits such as improved current handling, die size reductions and lower power dissipation. TrenchMOS™ allows the same current handling capability to be achieved with a die size two thirds the traditional DMOS size.

This is possible since the lower $R_{DS(\text{on})}$ value offsets the increased thermal resistance of a smaller die area. The process also offers rugged avalanche capability and excellent reliability. All Philips TrenchMOS™ devices have built in ESD protection.

Surface Mount Power- SOT404/SOT426 outlines

SOT404 is the Philips surface mount equivalent to the very popular SOT78 (TO220) package. The introduction of SOT404 again underlines Philips commitment to surface mount technologies. SOT404 is a purpose designed surface mount package with many design differences over the SOT78 (TO220) through hole package. SOT404 has selective plating on a specifically designed leadframe, revised die attach methods, and a new plastic compound ideally suited to the demanding environment of surface mount.

SOT404 is a three pin package and is complemented by the SOT426, a five pin version which is particularly relevant for the TOPFET range of devices.

Commodity PowerMOS range

An extended range of PowerMOS devices under the new PHP style type numbering scheme described in the last section. The new types are designed as close equivalents to types widely accepted as industry standard. The choice of part numbering strongly underlines this strategy.

Medium Voltage PowerMOS

In recent years Philips Semiconductors has not been focused on the medium and high voltage MOSFET market. We define this area as those MOSFETs with a $V_{DS(\text{max})}$ of 400 V and up. As a direct result of increased capacity and market focus we have redesigned our medium voltage range to re-address this market. Objective specifications for the first range of devices are included for the first time in this edition of SC13, comprising devices in TO220, SOT186A and SOT223 outlines. A number of range extensions are planned for 1997. The new range all carry a 'ruggedness' rating which is specified in the data sheets as a maximum unclamped inductive load turn-off energy.

These new releases demonstrate our commitment to enhancing our position as a broad range Power Semiconductor supplier.

All manufacturers of power MOSFETs provide a data sheet for every type produced. The purpose of the data sheet is primarily to give an indication as to the capabilities of a particular product. It is also useful for the purpose of selecting device equivalents between different manufacturers. In some cases however data on a number of parameters may be quoted under subtly different conditions by different manufacturers, particularly on second order parameters such as switching times. In addition the information contained within the data sheet does not always appear relevant for the application. Using data sheets and selecting device equivalents therefore requires caution and an understanding of exactly what the data means and how it can be interpreted. Throughout this chapter the BUK553-100A is used as an example, this device is a 100 V logic level MOSFET.

Information contained in the Philips data sheet

The data sheet is divided into 8 sections as follows:

- * Quick reference data
- * Limiting values
- * Thermal resistances
- * Static characteristics
- * Dynamic characteristics
- * Reverse diode limiting values and characteristics
- * Avalanche limiting value
- * Graphical data


The information contained within each of these sections is now described.

Quick reference data

This data is presented for the purpose of quick selection. It lists what is considered to be the key parameters of the device such that a designer can decide at a glance whether the device is likely to be the correct one for the application or not. Five parameters are listed, the two most important are the drain-source voltage V_{DS} and drain-source on-state resistance, $R_{DS(ON)}$. V_{DS} is the maximum voltage the device will support between drain and source terminals in the off-state. $R_{DS(ON)}$ is the maximum on-state resistance at the quoted gate voltage, V_{GS} , and a junction temperature of 25 °C. (NB $R_{DS(ON)}$ is temperature dependent, see static characteristics). It is these two parameters which provide a first order indication of the devices capability.

A drain current value (I_D) and a figure for total power dissipation are also given in this section. These figures should be treated with caution since they are quoted for conditions that are rarely attainable in real applications. (See limiting values.) For most applications the usable dc current will be less than the quoted figure in the quick reference data. Typical power dissipations that can be tolerated by the majority of designers are less than 20 W (for discrete devices), depending on the heatsinking arrangement used. The junction temperature (T_J) is

usually given as either 150 °C or 175 °C. It is not recommended that the internal device temperature be allowed to exceed this figure.



Limiting values

This table lists the absolute maximum values of six parameters. The device may be operated right up to these maximum levels however they must not be exceeded, to do so may incur damage to the device.

Drain-source voltage and drain-gate voltage have the same value. The figure given is the maximum voltage that may be applied between the respective terminals. Gate-source voltage, $\pm V_{GS}$, gives the maximum value that may be allowed between the gate and source terminals. To exceed this voltage, even for the shortest period can cause permanent damage to the gate oxide. Two values for the dc drain current, I_D , are quoted, one at a mounting base temperature of 25 °C and one at a mounting base temperature of 100 °C. Again these currents do not represent attainable operating levels. These currents are the values that will cause the junction temperature to reach its maximum value when the mounting base is held at the quoted value. The maximum current rating is therefore a function of the mounting base temperature and the quoted figures are just two points on the derating curve, see Fig. 1.

The third current level quoted is the pulse peak value, I_{DM} . PowerMOS devices generally speaking have a very high peak current handling capability. It is the internal bond wires which connect to the chip that provide the final limitation. The pulse width for which I_{DM} can be applied depends upon the thermal considerations (see section on calculating currents.) The total power dissipation, P_{tot} , and maximum junction temperature are also stated as for the quick reference data. The P_{tot} figure is calculated from the simple quotient given in equation 1 (see section on safe

operating area). It is quoted for the condition where the mounting base temperature is maintained at 25 °C. As an example, for the BUK553-100A the P_{tot} figure is 75 W, dissipating this amount of power while maintaining the mounting base at 25 °C would be a challenge! For higher mounting base temperatures the total power that can be dissipated is less. Obviously if the mounting base temperature was made equal to the max permitted junction temperature, then no power could be dissipated internally. A derating curve is given as part of the graphical data, an example is shown in Fig.2 for a device with a limiting T_j of 175 °C.




Fig.2 Normalised power dissipation.
 $PD\% = 100 P_D / P_{D\ 25^\circ C} = f(T_{mb})$




Fig.3 Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j

Storage temperature limits are also quoted, usually between -40 /-55 °C and +150 /+175 °C. Both the storage temperature limits and the junction temperature limit are figures at which extensive reliability work is performed by our Quality department. To exceed these figures will cause a reduction in long-term reliability.

Thermal resistance.

For non-isolated packages two thermal resistance values are given. The value from junction to mounting base (R_{thj-mb}) indicates how much the junction temperature will be raised above the temperature of the mounting base when dissipating a given power. Eg a BUK553-100A has a R_{thj-mb} of 2 K/W, dissipating 10 W, the junction temperature will be 20 °C above the temperature of its mounting base. The other figure quoted is from junction to ambient. This is a much larger figure and indicates how the junction temperature will rise if the device is NOT mounted on a heatsink but operated in free air. Eg for a BUK553-100A, $R_{thj-a} = 60\text{ K/W}$, dissipating 1 W while mounted in free air will produce a junction temperature 60 °C above the ambient air temperature.

For isolated packages, (F-packs) the mounting base (the metal plate upon which the silicon chip is mounted) is fully encapsulated in plastic. Therefore it is not possible to give a thermal resistance figure junction to mounting base. Instead a figure is quoted from junction to heatsink, R_{thj-hs} , which assumes the use of heatsink compound. Care should be taken when comparing thermal resistances of isolated and non-isolated types. Consider the following example:

The non-isolated BUK553-100A has a R_{thj-mb} of 2 K/W. The isolated BUK543-100A has a R_{thj-hs} of 5 K/W. These devices have identical crystals but mounted in different packages. At first glance the non-isolated type might be expected to offer much higher power (and hence current) handling capability. However for the BUK553-100A the thermal resistance junction to heatsink has to be calculated, this involves adding the extra thermal resistance between mounting base and heatsink. For most applications some isolation is used, such as a mica washer. The thermal resistance mounting base to heatsink is then of the order 2 K/W. The total thermal resistance junction to heatsink is therefore

$$R_{thj-hs} \text{ (non isolated type)} = R_{thj-mb} + R_{thmb-hs} = 4\text{ K/W}$$

It can be seen that the real performance difference between the isolated and non isolated types will not be significant.

Static Characteristics


The parameters in this section characterise breakdown voltage, threshold voltage, leakage currents and on-resistance.

A drain-source breakdown voltage is specified as greater than the limiting value of drain-source voltage. It can be measured on a curve tracer, with gate terminal shorted to the source terminal, it is the voltage at which a drain current of 250 μA is observed. Gate threshold voltage, $V_{GS(T0)}$, indicates the voltage required on the gate (with


PowerMOS Transistors

Understanding the Data Sheet



respect to the source) to bring the device into its conducting state. For logic level devices this is usually between 1.0 and 2.0 V and for standard devices between 2.1 and 4 V.



Off-state leakage currents are specified for both the drain-source and gate-source under their respective maximum voltage conditions. Note, although gate-source leakage current is specified in nano-amps, values are typically of the order of a few pico-amps.





Useful plots in the graphical data are the typical transfer characteristics (Fig.3) showing drain current as a function of V_{GS} and the gate threshold voltage variation with junction temperature (Fig.4). An additional plot also provided is the sub-threshold conduction, showing how the drain current varies with gate-source voltage below the threshold level (Fig.5).



The drain-source on-resistance is very important. It is specified at a gate-source voltage of 5 V for logic level FETs and 10 V for a standard device. The on-resistance for a standard MOSFET cannot be reduced significantly by increasing the gate source voltage above 10 V. Reducing the gate voltage will however increase the on-resistance. For the logic level FET, the on-resistance is given for a gate voltage of 5 V, a further reduction is

possible however at gate voltages up to 10 V, this is demonstrated by the output characteristics, Fig.6 and on-resistance characteristics, Fig.7 for a BUK553-100A.


The on-resistance is a temperature sensitive parameter, between 25 °C and 150 °C it approximately doubles in value. A plot of normalised $R_{DS(ON)}$ versus temperature (Fig.8) is included in each data sheet. Since the MOSFET will normally operate at a T_j higher than 25 °C, when making estimates of power dissipation in the MOSFET, it is important to take into account the higher $R_{DS(ON)}$.



Dynamic Characteristics

These include transconductance, capacitance and switching times. Forward transconductance, g_{fs} , is essentially the gain parameter which indicates the change in drain current that will result from a fluctuation in gate


voltage when the device is saturated. (NB saturation of a MOSFET refers to the flat portion of the output characteristics.) Fig.9 shows how g_{fs} varies as a function of the drain current for a BUK553-100A.



Capacitances are specified by most manufacturers, usually in terms of input, output and feedback capacitance. The values quoted are for a drain-source voltage of 25 V. However this is only part of the story as the MOSFET capacitances are strongly voltage dependent, increasing as drain-source voltage is reduced. Fig.10 shows how these capacitances vary with voltage. The usefulness of the capacitance figures is limited. The input capacitance value gives only a rough indication of the charging required by the drive circuit. Perhaps more useful is the gate charge information an example of which is shown in Fig.11. This plot shows how much charge has to be input to the gate to reach a particular gate-source voltage. Eg. to charge a BUK553-100A to $V_{GS} = 5\text{ V}$, starting from a drain-source voltage of 80 V, requires 12.4 nc. The speed at which this charge is to be applied will give the gate circuit current requirements. More information on MOSFET capacitance is given in chapter 1.2.2.

Resistive load switching times are also quoted by most manufacturers, however extreme care should be taken when making comparisons between different manufacturers data. The speed at which a power MOSFET can be switched is essentially limited only by circuit and package inductances. The actual speed in a circuit is determined by how fast the internal capacitances of the MOSFET are charged and discharged by the drive circuit. The switching times are therefore extremely dependent on the circuit conditions employed; a low gate drive resistance will provide for faster switching and vice-versa. The Philips data sheet presents the switching times for all PowerMOS with a resistor between gate and source of 50 Ω . The device is switched from a pulse

generator with a source impedance also of 50 Ω. The overall impedance of the gate drive circuit is therefore 25 Ω.




Also presented under dynamic characteristics are the typical inductances of the package. These inductances become important when very high switching speeds are employed such that large di/dt values exist in the circuit. Eg. turning-on 30 A within 60 ns gives a di/dt of 0.5 A/ns. The typical inductance of the source lead is 7.5 nH, from $V = -L \cdot di/dt$ the potential drop from the source bond pad (point where the source bond wire connects to the chip internally) to the bottom of the source lead would be 3.75 V. Normally a standard device will be driven with a gate-source voltage of 10 V applied across the gate and source terminals, the actual voltage gate to source on the semiconductor however would only be 6.25 V during the turn-on period! The switching speed is therefore ultimately limited by package inductance.


Reverse diode limiting values and characteristics

The reverse diode is inherent in the vertical structure of the power MOSFET. In some circuits this diode is required to perform a useful function. For this reason the characteristics of the diode are specified. The forward currents permissible in the diode are specified as 'continuous reverse drain current' and 'pulsed reverse drain current'. The forward voltage drop of the diode is also provided together with a plot of the diode characteristic, Fig.12. The switching capability of the diode is given in terms of the reverse recovery parameters, t_r and Q_{rr} .

Because the diode operates as a bipolar device it is subject to charge storage effects. This charge must be removed for the diode to turn-off. The amount of charge stored is given by Q_{rr} , the reverse recovery charge, the



time taken to extract the charge is given by t_{rr} , the reverse recovery time. NB. t_{rr} depends very much on the $-di/dt$ in the circuit, t_{rr} is specified in data at 100 A/μs.



Avalanche limiting value

This parameter is an indication as to the ruggedness of the product in terms of its ability to handle a transient overvoltage, ie the voltage exceeds the drain-source voltage limiting value and causes the device to operate in an avalanche condition. The ruggedness is specified in terms of a drain-source non-repetitive unclamped inductive turn-off energy at a mounting base temperature of 25 °C. This energy level must be derated at higher mounting base temperatures as shown in Fig.13. NB. this rating is non-repetitive which means the circuit should not be designed to force the PowerMOS repeatedly into

PowerMOS Transistors

Understanding the Data Sheet

avalanche. This rating is only to permit the device to survive if exceptional circuit conditions arise such that a transient overvoltage occurs.

The new generation of Philips Medium Voltage MOSFETs also feature a repetitive ruggedness rating. This rating is specified in terms of a drain-source repetitive unclamped inductive turn-off energy at a mounting base temperature of 25 °C, and indicates that the devices are able to withstand repeated momentary excursions into avalanche breakdown provided the maximum junction temperature is not exceeded.

Safe Operating Area

A plot of the safe operating area is presented for every PowerMOS type. Unlike bipolar transistors a PowerMOS exhibits no second breakdown mechanism. The safe operating area is therefore simply defined from the power dissipation that will cause the junction temperature to reach the maximum permitted value.




Fig. 14 Safe operating area. $T_{mb} = 25\text{ }^{\circ}\text{C}$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p

Fig. 14 shows the SOA for a BUK553-100. The area is bounded by the limiting drain source voltage, limiting current values and a set of constant power curves for various pulse durations. The plots in data are all for a mounting base temperature of 25 °C. The constant power curves therefore represent the power that raises the junction temperature by an amount $T_{jmax} - T_{mb}$, ie, 150 °C for a device with a limiting T_j of 175 °C and 125 °C for a device with a limiting T_j of 150 °C. Clearly in most applications the mounting base temperature will be higher than 25 °C, the SOA would therefore need to be reduced. The maximum power curves are calculated very simply. The dc curve is based upon the thermal resistance junction to mounting base (junction to heatsink in the case of isolated packages), which is substituted into equation 1. The curves for pulsed operation assume a

single shot pulse and instead of thermal resistance, a value for transient thermal impedance is used. Transient thermal impedance is supplied as graphical data for each type, an example is shown in Fig. 15. For calculation of the single shot power dissipation capability, a value at the required pulse width is read from the $D = 0$ curve and substituted in to equation 2. (A more detailed explanation of transient thermal impedance and how to use the curves can be found in chapter 7.)

$$P_{tot(dc)} = \frac{T_{jmax} - T_{mb}}{R_{thj-mb}} \tag{1}$$

$$P_{tot(pulse)} = \frac{T_{jmax} - T_{mb}}{Z_{thj-mb}} \tag{2}$$




Fig. 15 Transient thermal impedance.
 $Z_{thj-mb} = f(t)$; parameter $D = t_p/T$

Examples of how to calculate the maximum power dissipation for a 1 ms pulse are shown below. Example 1 calculates the maximum power assuming a T_j of 175 °C and T_{mb} of 25 °C. This power equates to the 1 ms curve on the SOA plot of Fig. 14. Example 2 illustrates how the power capability is reduced if T_{mb} is greater than 25 °C.

Example 1: 1 ms pulse at 25 °C for a BUK553-100A

$Z_{th} = 0.32\text{ K/W}$, $T_{jmax} = 175\text{ }^{\circ}\text{C}$, $T_{mb} = 25\text{ }^{\circ}\text{C}$

$$P_{max(1ms\ pulse)} = \frac{175 - 25}{0.32} = 469\text{ W}$$

The 469 W line is observed on Fig. 13, (4.69 A @ 100 V and 15.6 A @ 30 V etc)

Example 2: 1 ms pulse at 75 °C for a BUK553-100A

$Z_{th} = 0.32\text{ K/W}$, $T_{jmax} = 175\text{ }^{\circ}\text{C}$, $T_{mb} = 75\text{ }^{\circ}\text{C}$

$$P_{max(1ms\ pulse)} = \frac{175 - 75}{0.32} = 312\text{ W}$$

Therefore with a mounting base temperature of 75 °C the maximum permissible power dissipation is reduced by one third compared with the 25 °C value on the SOA plot.

Calculating Currents

The current ratings quoted in the data sheet are derived directly from the maximum power dissipation.

$$I_D(@T_{mb})^2 \cdot R_{DS(ON)}(@T_{jmax}) = P_{tot} \quad 3$$

substituting for P_{tot} from equation 1

$$I_D(@T_{mb}) = \left\{ \frac{T_{jmax} - T_{mb}}{R_{thj-mb} \cdot R_{DS(ON)}(@T_{jmax})} \right\}^{\frac{1}{2}} \quad 4$$

To calculate a more realistic current it is necessary to replace T_{jmax} in equation 4 with the desired operating junction temperature and T_{mb} with a realistic working value. It is generally recommended that devices are not operated continuously at T_{jmax} . For reasons of long term reliability, 125 °C is a more suitable junction operating temperature. A value of T_{mb} between 75 °C and 110 °C is also a more typical figure.

As an example a BUK553-100A is quoted as having a dc current rating of 13 A. Assuming a T_{mb} of 100 °C and operating T_j of 125 °C the device current is calculated as follows:

From Fig.8

$$R_{DS(ON)}(@125^\circ C) = 1.75 \cdot R_{DS(ON)}(@25^\circ C) = 1.75 \cdot 0.18 = 0.315 \Omega$$

$R_{thj-mb} = 2 \text{ K/W}$, using equation 4

$$I_D = \left\{ \frac{25}{2 \cdot 0.315} \right\}^{\frac{1}{2}} = 6.3 \text{ A}$$

The device could therefore conduct 6.3 A under these conditions which equates to a 12.5 W power dissipation.

Conclusions

The most important information presented in the data sheet is the on-resistance and the maximum voltage drain-source. Current values and maximum power dissipation values should be viewed carefully since they are only achievable if the mounting base temperature is held to 25 °C. Switching times are applicable only for the specific conditions described in the data sheet, when making comparisons between devices from different manufacturers, particular attention should be paid to these conditions.

DEVICE DATA

in alphanumeric sequence

PowerMOS transistor Logic level TOPFET

BUK100-50DL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	13.5	A
P_D	Total power dissipation	40	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	125	mΩ
I_{ISL}	Input supply current $V_{IS} = 5 V$	650	μA


FUNCTIONAL BLOCK DIAGRAM




PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK100-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	13.5	A
I_D	Continuous drain current	$T_{mb} \leq 100\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	8.5	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	54	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
Over temperature protection					
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
Short circuit load protection⁴					
$V_{DDP(P)}$	Protected drain source supply voltage ⁵	$V_{IS} = 5\text{ V}$	-	24	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	0.6	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	15	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ }^\circ\text{C}; I_{DM} = 15\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	200	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95\text{ }^\circ\text{C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	20	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

5 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than $V_{DDP(P)}$ maximum.

PowerMOS transistor

Logic level TOPFET

BUK100-50DL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 1\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ¹	$V_{IS} = 5\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	85	125	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ² Overload threshold energy	$T_{mb} = 25\text{ °C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$	-	0.2	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current ³	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	25	-	A
$I_{DM(SC)}$	Peak drain current ⁴	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	60	-	A
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^5$	150	-	-	°C

TRANSFER CHARACTERISTIC

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	5	9	-	S

¹ Continuous input voltage. The specified pulse width is for the drain current.

² Refer to OVERLOAD PROTECTION LIMITING VALUES.

³ Continuous drain-source supply voltage. Pulsed input voltage.

⁴ Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance Cgd).

⁵ The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

PowerMOS transistor

Logic level TOPFET

BUK100-50DL

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	normal operation;	$V_{IS} = 5\text{ V}$ 100	200	350	μA
			$V_{IS} = 4\text{ V}$ -	160	270	μA
V_{ISR}	Protection reset voltage ¹	$T_J = 25\text{ }^{\circ}\text{C}$ $T_J = 150\text{ }^{\circ}\text{C}$	2.0 1.0	2.6 -	3.5 -	V
I_{ISL}	Input supply current	protection latched;	$V_{IS} = 5\text{ V}$ -	330	650	μA
			$V_{IS} = 3.5\text{ V}$ -	240	430	μA
$V_{(BR)IS}$	Input breakdown voltage	$I_I = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance to gate of power MOSFET	$T_J = 25\text{ }^{\circ}\text{C}$ $T_J = 150\text{ }^{\circ}\text{C}$	- -	33 50	- -	k Ω k Ω

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_I = 50\text{ }\Omega$. Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	8	-	μs
t_r	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	40	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	40	-	μs
t_f	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	35	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	15	A

REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDO}	Forward voltage	$I_S = 15\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

¹ The input voltage below which the overload protection circuits will be reset.





² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOPFET

BUK100-50DL

ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH



PowerMOS transistor
Logic level TOPFET

BUK100-50DL




Fig. 6. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS} ; $t_p = 2\text{ ms}$




Fig. 9. Typical overload protection characteristics.
 $t_{dsc} = f(P_{DS})$; conditions: $V_{GS} \geq 4\text{ V}$; $T_j = 25\text{ }^\circ\text{C}$.




Fig. 7. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS} ; $t_p = 2\text{ ms}$




Fig. 10. Normalised limiting overload dissipation.
 $P_{DSM\%} = 100 \cdot P_{DSM} / P_{DSM}(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)} / R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 7.5\text{ A}$; $V_{GS} = 5\text{ V}$










Fig. 11. Typical overload protection characteristics.
Conditions: $V_{DD} = 13\text{ V}$; $V_{GS} = 5\text{ V}$; SC load = $30\text{ m}\Omega$





PowerMOS transistor
Logic level TOPFET

BUK100-50DL



PowerMOS transistor
Logic level TOPFET

BUK100-50DL



PowerMOS transistor Logic level TOPFET

BUK100-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	13.5	A
P_D	Total power dissipation	40	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	125	mΩ
	$V_{IS} = 5\text{ V}$		

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK100-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	13.5	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	8.5	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	54	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
Over temperature protection					
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5 \text{ V}$	-	50	V
Short circuit load protection					
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 5 \text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	0.6	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	15	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 15 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	200	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 4 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	20	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ The input voltage for which the overload protection circuits are functional.

⁴ The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor
Logic level TOPFET

BUK100-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance					
$R_{th\ j-mb}$	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 1\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	85	125	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection¹	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.2	-	J
$t_{d\ sc}$	Overload threshold energy Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	0.5	1.2	2.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	k Ω

¹ The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

² The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

³ The input voltage below which the overload protection circuits will be reset.

**PowerMOS transistor
Logic level TOPFET**
BUK100-50GL
TRANSFER CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 7.5\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	5	9	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	25	-	A

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_L = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	1.5	-	μs
t_r	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	8	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	6	-	μs
t_f	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	4.5	-	μs
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	1.5	-	μs
t_r	Rise time	inductive load $I_{DM} = 3\text{ A}$	-	1	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	10	-	μs
t_f	Fall time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	13.5	A

REVERSE DIODE CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 15\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

1 During overload before short circuit load protection operates.

2 The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
Logic level TOFET

BUK100-50GL



PowerMOS transistor
Logic level TOPFET

BUK100-50GL



PowerMOS transistor
Logic level TOPFET

BUK100-50GL




Fig. 14. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = 30 mΩ




Fig. 17. Typical DC input characteristics. $I_{IS} = f(V_{IS})$; normal operation, parameter: T_j




Fig. 15. Typical clamping characteristics, 25 °C. $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\ \mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_j = 25\text{ °C}$. $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage. $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current, $T_j = 25\text{ °C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\ \mu\text{s}$






PowerMOS transistor
Logic level TOPFET

BUK100-50GL



PowerMOS transistor
Logic level TOPFET

BUK100-50GL



PowerMOS transistor TOPFET

BUK100-50GS

DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

- General controller for driving
- lamps
 - motors
 - solenoids
 - heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	15	A
P_D	Total power dissipation	40	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	100	mΩ
	$V_{IS} = 10\text{ V}$		


FUNCTIONAL BLOCK DIAGRAM




PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET

BUK100-50GS

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	15	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	9.5	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	60	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	5	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 10 \text{ V}$	-	20	V
		$V_{IS} = 5 \text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	0.6	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	15	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 15 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	200	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 4 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	20	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor
TOPFET

BUK100-50GS

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance					
	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 1\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 7.5\text{ A}; V_{IS} = 10\text{ V}$	-	65	100	$\text{m}\Omega$
		$t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01; V_{IS} = 5\text{ V}$	-	85	125	$\text{m}\Omega$

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{d\ sc}$	Short circuit load protection¹	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.2	-	J
	Overload threshold energy	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
$T_J(TO)$	Over temperature protection	$V_{IS} = 10\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	-	-	-	$^{\circ}\text{C}$
	Threshold junction temperature		150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 10\text{ V}; \text{normal operation}$	-	0.4	1.0	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_J = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 10\text{ V}; \text{protection latched}$	1.0	2.5	5.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	$\text{k}\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor
TOFET

BUK100-50GS

TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 7.5\text{ A } t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	5	9	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	40	-	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	1	-	μs
t_r	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	4	-	μs
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	10	-	μs
t_f	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	5	-	μs
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	1	-	μs
t_r	Rise time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	μs
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	15	-	μs
t_f	Fall time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}; V_{IS} = 0\text{ V}$	-	15	A

REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 15\text{ A}; V_{IS} = 0\text{ V}; t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-







ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
TOFFET

BUK100-50GS



PowerMOS transistor
TOPFET

BUK100-50GS




Fig.8. Typical on-state resistance, $T_j = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{IS} ; $t_p = 250 \mu\text{s}$




Fig.11. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$; $I_D = 7.5 \text{ A}$; $V_{IS} = 5 \text{ V}$




Fig.9. Typical transfer characteristics, $T_j = 25^\circ\text{C}$.
 $I_D = f(V_{IS})$; conditions: $V_{DS} = 10 \text{ V}$; $t_p = 250 \mu\text{s}$




Fig.12. Typical overload protection characteristics.
 $t_{dsc} = f(P_{DS})$; conditions: $V_{IS} \geq 5 \text{ V}$; $T_j = 25^\circ\text{C}$.




Fig.10. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 10 \text{ V}$; $t_p = 250 \mu\text{s}$




Fig.13. Normalised limiting overload dissipation.
 $P_{DSM}\% = 100 \cdot P_{DSM}/P_{DSM}(25^\circ\text{C}) = f(T_{mb})$

PowerMOS transistor
TOPFET

BUK100-50GS




Fig. 14. Typical overload protection characteristics.
Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$; SC load = $30\text{ m}\Omega$




Fig. 17. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_{IS} = f(V_{IS})$; normal operation




Fig. 15. Typical clamping characteristics, $25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage.
 $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current, $T_j = 25\text{ }^\circ\text{C}$.
 $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\text{ }\mu\text{s}$







**PowerMOS transistor
TOPFET**

BUK100-50GS



PowerMOS transistor
TOPFET

BUK100-50GS



PowerMOS transistor Logic level TOPFET

BUK101-50DL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	26	A
P_D	Total power dissipation	75	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	60	mΩ
I_{ISL}	Input supply current $V_{IS} = 5\text{ V}$	650	μA


FUNCTIONAL BLOCK DIAGRAM




PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK101-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	26	A
I_D	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 5\text{ V}$	-	16	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	100	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	75	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	Short circuit load protection⁴				
$V_{DDP(P)}$	Protected drain source supply voltage ⁵	$V_{IS} = 5\text{ V}$	-	20	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	1.3	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	26	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 26\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	625	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95\text{ °C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	40	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

5 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than $V_{DDP(P)}$ maximum.

PowerMOS transistor

Logic level TOPFET

BUK101-50DL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ¹	$V_{IS} = 5\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	45	60	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ² Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$	-	0.4	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current ³	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	45	-	A
$I_{DM(SC)}$	Peak drain current ⁴	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	105	-	A
$T_{J(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

TRANSFER CHARACTERISTIC

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	10	16	-	S

¹ Continuous input voltage. The specified pulse width is for the drain current.

² Refer to OVERLOAD PROTECTION LIMITING VALUES.

³ Continuous drain-source supply voltage. Pulsed input voltage.

⁴ Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance Cgd).

⁵ The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

PowerMOS transistor

Logic level TOPFET

BUK101-50DL

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	normal operation;	$V_{IS} = 5\text{ V}$ 100	200	350	μA
V_{ISR}	Protection reset voltage ¹		$V_{IS} = 4\text{ V}$ -	160	270	μA
			$T_J = 25\text{ }^{\circ}\text{C}$ 2.0	2.6	3.5	V
I_{ISL}	Input supply current	protection latched;	$T_J = 150\text{ }^{\circ}\text{C}$ 1.0	-	-	
			$V_{IS} = 5\text{ V}$ -	330	650	μA
$V_{(BR)IS}$	Input breakdown voltage	$I_I = 10\text{ mA}$	$V_{IS} = 3.5\text{ V}$ -	240	430	μA
			$T_J = 25\text{ }^{\circ}\text{C}$ -	6	-	-
R_{IG}	Input series resistance to gate of power MOSFET		-	33	-	k Ω
			-	50	-	k Ω

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_I = 50\text{ }\Omega$. Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	17	-	μs
t_r	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	75	-	μs
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	60	-	μs
t_f	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	70	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}; V_{IS} = 0\text{ V}$	-	26	A

REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDO}	Forward voltage	$I_S = 26\text{ A}; V_{IS} = 0\text{ V}; t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

¹ The input voltage below which the overload protection circuits will be reset.





² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOPFET

BUK101-50DL







ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH









PowerMOS transistor
Logic level TOPFET

BUK101-50DL







PowerMOS transistor
Logic level TOPFET

BUK101-50DL



PowerMOS transistor
Logic level TOFET

BUK101-50DL



PowerMOS transistor Logic level TOPFET

BUK101-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	26	A
P_D	Total power dissipation	75	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 5 V$	60	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK101-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	26	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	16	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	100	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ¹	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ²	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ³	$V_{IS} = 5 \text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	1.3	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	26	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 26 \text{ A}; V_{DD} \leq 20 \text{ V};$ inductive load	-	625	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 8 \text{ A}; V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	40	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

¹ A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

² The input voltage for which the overload protection circuits are functional.

³ The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor

Logic level TOPFET

BUK101-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th,j-mb}$	Thermal resistance Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th,j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	45	60	$\text{m}\Omega$

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ¹ Overload threshold energy Response time	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.4	-	J
t_{dsc}		$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	0.5	1.2	2.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	7	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	k Ω

¹ The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

² The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

³ The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor

Logic level TOPFET

BUK101-50GL

TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 13\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	10	16	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	40	-	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_T = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	2.5	-	μs
t_r	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	15	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	10	-	μs
t_f	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	7	-	μs
t_{don}	Turn-on delay time	$V_{DD} = 10\text{ V}$; $V_{IS} = 5\text{ V}$	-	2	-	μs
t_r	Rise time	inductive load $I_{DM} = 6\text{ A}$	-	4	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 10\text{ V}$; $V_{IS} = 0\text{ V}$	-	15	-	μs
t_f	Fall time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$	-	26	A

REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 26\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

1 During overload before short circuit load protection operates.

2 The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
Logic level TOPFET

BUK101-50GL



PowerMOS transistor
Logic level TOPFET

BUK101-50GL



PowerMOS transistor
Logic level TOPFET

BUK101-50GL




Fig. 14. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = $30\text{ m}\Omega$




Fig. 17. Typical DC input characteristics. $I_i = f(V_{IS})$; normal operation; parameter: T_j




Fig. 15. Typical clamping characteristics, $25\text{ }^\circ\text{C}$. $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage. $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current, $T_j = 25\text{ }^\circ\text{C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$






PowerMOS transistor
Logic level TOPFET

BUK101-50GL



PowerMOS transistor
Logic level TOPFET

BUK101-50GL



PowerMOS transistor TOPFET

BUK101-50GS

DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	29	A
P_D	Total power dissipation	75	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	50	mΩ
	$V_{IS} = 10\text{ V}$		


FUNCTIONAL BLOCK DIAGRAM




PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOFPET

BUK101-50GS

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	29	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	18	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	120	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOFPET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	5	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 10 \text{ V}$	-	20	V
		$V_{IS} = 5 \text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	1.3	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	29	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 27 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	625	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 8 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	40	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor TOFFET

BUK101-50GS

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance					
	Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 13\text{ A};$	-	35	50	$\text{m}\Omega$
		$t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	$V_{IS} = 10\text{ V}$	-	45	60
		$V_{IS} = 5\text{ V}$	-			

OVERLOAD PROTECTION CHARACTERISTICS

TOFFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection¹ Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.4	-	J
		$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
t_{dsc}	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	-	-	
$T_{JT(O)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V};$ from $I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 10\text{ V};$ normal operation	-	0.4	1.0	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_J = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 10\text{ V};$ protection latched	1.0	2.5	4.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	$\text{k}\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor
TOFPET

BUK101-50GS

TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{is}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 13\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	10	16	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	80	-	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	1.5	-	μs
t_r	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	6	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	18	-	μs
t_f	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	9	-	μs
t_{don}	Turn-on delay time	$V_{DD} = 10\text{ V}$; $V_{IS} = 10\text{ V}$	-	2	-	μs
t_r	Rise time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 10\text{ V}$; $V_{IS} = 0\text{ V}$	-	22	-	μs
t_f	Fall time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	29	A

REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 29\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-







ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.² The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
TOFET

BUK101-50GS



PowerMOS transistor
TOFFET

BUK101-50GS



PowerMOS transistor
TOPFET

BUK101-50GS




Fig. 14. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$; SC load = $30\text{ m}\Omega$




Fig. 17. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{IS} = f(V_{IS})$; normal operation




Fig. 15. Typical clamping characteristics, $25\text{ }^\circ\text{C}$. $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage. $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current, $T_j = 25\text{ }^\circ\text{C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\text{ }\mu\text{s}$







PowerMOS transistor
TOPFET

BUK101-50GS



PowerMOS transistor
TOPFET

BUK101-50GS



PowerMOS transistor Logic level TOPFET

BUK102-50DL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	45	A
P_D	Total power dissipation	125	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	35	mΩ
I_{ISL}	Input supply current $V_{IS} = 5\text{ V}$	650	μA


FUNCTIONAL BLOCK DIAGRAM




PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK102-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	45	A
I_D	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 5\text{ V}$	-	28	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	180	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	°C
T_J	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	Short circuit load protection⁴				
$V_{DDP(P)}$	Protected drain source supply voltage ⁵	$V_{IS} = 5\text{ V}$	-	16	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	2.1	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	45	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 25\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	1	J
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 85\text{ °C}; I_{DM} = 16\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	80	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_J is allowed as an overload condition but at the threshold $T_{J(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

5 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than $V_{DDP(P)}$ maximum.

PowerMOS transistor

Logic level TOPFET

BUK102-50DL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 4\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 125\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ¹	$V_{IS} = 5\text{ V}; I_{DM} = 25\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	-	30	35	$\text{m}\Omega$

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ² Overload threshold energy	$T_{mb} = 25\text{ °C}; L \leq 10\ \mu\text{H}; R_L = 10\ \text{m}\Omega$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	1.1	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current ³	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	75	-	A
$I_{DM(SC)}$	Peak drain current ⁴	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	200	-	A
$T_{J(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 2\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

TRANSFER CHARACTERISTIC

 $T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 25\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	17	28	-	S

¹ Continuous input voltage. The specified pulse width is for the drain current.

² Refer to OVERLOAD PROTECTION LIMITING VALUES.

³ Continuous drain-source supply voltage. Pulsed input voltage.

⁴ Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance Cgd).

⁵ The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

**PowerMOS transistor
Logic level TOPFET**
BUK102-50DL
INPUT CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	normal operation;	$V_{IS} = 5\text{ V}$ 100	200	350	μA
			$V_{IS} = 4\text{ V}$ -	160	270	μA
V_{ISR}	Protection reset voltage ¹	$T_j = 25\text{ }^{\circ}\text{C}$ $T_j = 150\text{ }^{\circ}\text{C}$	2.0 1.0	2.6 -	3.5 -	V
I_{ISL}	Input supply current	protection latched;	$V_{IS} = 5\text{ V}$ -	330	650	μA
			$V_{IS} = 3.5\text{ V}$ -	240	430	μA
$V_{(BR)IS}$	Input breakdown voltage	$I_I = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance to gate of power MOSFET	$T_j = 25\text{ }^{\circ}\text{C}$ $T_j = 150\text{ }^{\circ}\text{C}$	- -	33 50	- -	$\text{k}\Omega$ $\text{k}\Omega$

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_I = 50\text{ }\Omega$. Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	30	-	μs
t_r	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	150	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	120	-	μs
t_f	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	120	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	45	A

REVERSE DIODE CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDO}	Forward voltage	$I_S = 45\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

1 The input voltage below which the overload protection circuits will be reset.





2 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOPFET

BUK102-50DL







ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
l_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH



PowerMOS transistor
Logic level TOPFET

BUK102-50DL



PowerMOS transistor
Logic level TOPFET

BUK102-50DL




Fig. 12. Typical clamping characteristics, 25 °C.
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\ \mu\text{s}$




Fig. 15. Typical reverse diode current, $T_J = 25\text{ °C}$.
 $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\ \mu\text{s}$




Fig. 13. Input threshold voltage.
 $V_{IS(TO)} = f(T_J)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$




Fig. 16. Test circuit for resistive load switching times.




Fig. 14. Typical DC input characteristics, $T_J = 25\text{ °C}$.
 I_{ISL} & $I_{IS} = f(V_{IS})$; protection latched & normal operation








Fig. 17. Typical switching waveforms, resistive load.
 $V_{DD} = 13\text{ V}$; $R_L = 1.1\ \Omega$; $R_I = 50\ \Omega$; $T_J = 25\text{ °C}$.

PowerMOS transistor
Logic level TOPFET

BUK102-50DL



PowerMOS transistor Logic level TOFFET

BUK102-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	45	A
P_D	Total power dissipation	125	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	35	mΩ
	$V_{IS} = 5\text{ V}$		


FUNCTIONAL BLOCK DIAGRAM




PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK102-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	45	A
$I_{D,DM}$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	28	A
$I_{D,DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	180	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 5 \text{ V}$	-	24	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.1	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{D,DRM}$	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	45	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 25 \text{ A};$ $V_{DD} \leq 25 \text{ V};$ inductive load	-	1	J
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 85 \text{ }^\circ\text{C}; I_{DM} = 16 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	80	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor

Logic level TOPFET

BUK102-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25\text{ A}; V_{IS} = 5\text{ V}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	30	35	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ¹ Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	1.1	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{ from } I_D \geq 2\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 5\text{ V}; \text{ normal operation}$	-	0.2	0.35	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 5\text{ V}; \text{ protection latched}$	2	3.8	10	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	1.5	-	k Ω

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor
Logic level TOPFET

BUK102-50GL

TRANSFER CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 25\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	17	28	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	60	-	A

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	2	-	μs
t_r	Rise time	resistive load $R_L = 1.1\text{ }\Omega$	-	8	-	μs
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	8	-	μs
t_f	Fall time	resistive load $R_L = 1.1\text{ }\Omega$	-	8	-	μs
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	3.7	-	μs
t_r	Rise time	inductive load $I_{DM} = 11\text{ A}$	-	3.7	-	μs
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	13	-	μs
t_f	Fall time	inductive load $I_{DM} = 11\text{ A}$	-	1.4	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_s	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}; V_{IS} = 0\text{ V}$	-	50	A

REVERSE DIODE CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_s = 50\text{ A}; V_{IS} = 0\text{ V}; t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOPFET

BUK102-50GL




Fig. 2. Normalised limiting power dissipation.
 $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig. 5. Transient thermal impedance.
 $Z_{th\ j-mb} = f(t)$; parameter $D = t_p / T$




Fig. 3. Normalised continuous drain current.
 $I_D\% = 100 \cdot I_D / I_D(25^\circ\text{C}) = f(T_{mb})$; conditions: $V_{IS} = 5\text{ V}$




Fig. 6. Typical output characteristics, $T_j = 25^\circ\text{C}$.
 $ID = f(V_{DS})$; parameter V_{IS} ; $t_p = 250\ \mu\text{s}$ & $t_p < t_{dsc}$




Fig. 4. Safe operating area. $T_{mb} = 25^\circ\text{C}$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p










Fig. 7. Typical on-state characteristics, $T_j = 25^\circ\text{C}$.
 $ID = f(V_{DS})$; parameter V_{IS} ; $t_p = 250\ \mu\text{s}$

PowerMOS transistor
Logic level TOPTFET

BUK102-50GL



PowerMOS transistor
Logic level TOPFET

BUK102-50GL




Fig. 14. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = 30 mΩ




Fig. 17. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{IS} = f(V_{IS})$; normal operation




Fig. 15. Typical clamping characteristics, 25 °C. $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage. $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current, $T_j = 25\text{ }^\circ\text{C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\text{ }\mu\text{s}$






PowerMOS transistor
Logic level TOPFET

BUK102-50GL



PowerMOS transistor
Logic level TOPFET

BUK102-50GL



PowerMOS transistor TOPFET

BUK102-50GS

DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	50	A
P_D	Total power dissipation	125	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	28	mΩ
$V_{IS} = 10\text{ V}$			

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET

BUK102-50GS

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0\text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 10\text{ V}$	-	50	A
I_D	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 10\text{ V}$	-	31	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 10\text{ V}$	-	200	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	5	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10\text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 10\text{ V}$	-	16	V
		$V_{IS} = 5\text{ V}$	-	24	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	2.1	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	50	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 25\text{ A};$ $V_{DD} \leq 25\text{ V};$ inductive load	-	1	J
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 85\text{ °C}; I_{DM} = 16\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	80	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor TOPFET

BUK102-50GS

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance					
$R_{th\ j-mb}$	Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25\text{ A}; V_{IS} = 10\text{ V}$	-	22	28	$\text{m}\Omega$
		$t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01; V_{IS} = 5\text{ V}$	-	30	35	$\text{m}\Omega$

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{d\ sc}$	Short circuit load protection ¹ Overload threshold energy Response time	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	1.1	-	J
		$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V}; \text{from } I_D \geq 2\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 10\text{ V}; \text{normal operation}$	-	0.4	1.0	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 10\text{ V}; \text{protection latched}$	2	6	20	mA
$V_{(BR)IS}$	Input clamp voltage	$I_l = 10\text{ mA}$	11	13	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	1.5	-	$\text{k}\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor TOFET

BUK102-50GS

TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 25\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	17	28	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	150	-	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_1 = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	1.5	-	μs
t_r	Rise time	resistive load $R_L = 1.1\text{ }\Omega$	-	5.5	-	μs
$t_{d(off)}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	13	-	μs
t_f	Fall time	resistive load $R_L = 1.1\text{ }\Omega$	-	9	-	μs
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	1.5	-	μs
t_r	Rise time	inductive load $I_{DM} = 11\text{ A}$	-	1.3	-	μs
$t_{d(off)}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	18	-	μs
t_f	Fall time	inductive load $I_{DM} = 11\text{ A}$	-	1.4	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	50	A

REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 50\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
TOFFET

BUK102-50GS



PowerMOS transistor
TOFFET

BUK102-50GS



PowerMOS transistor
TOFET

BUK102-50GS




Fig. 14. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$; SC load = $30\text{ m}\Omega$




Fig. 17. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{IS} = f(V_{IS})$; normal operation




Fig. 15. Typical clamping characteristics, $25\text{ }^\circ\text{C}$. $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage. $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current, $T_j = 25\text{ }^\circ\text{C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\text{ }\mu\text{s}$







PowerMOS transistor
TOPFET

BUK102-50GS



PowerMOS transistor
TOFET

BUK102-50GS



PowerMOS transistor Logic level TOPFET

BUK104-50L/S
BUK104-50LP/SP

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	15	A
P_{tot}	Total power dissipation	40	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance		
	$V_{IS} = 5\text{ V}$	125	mΩ
	$V_{IS} = 7\text{ V}$	100	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
V_{PSN}	Protection supply voltage		
	BUK104-50L	5	V
	BUK104-50S	10	V

FUNCTIONAL BLOCK DIAGRAM




Fig.1. Elements of the TOPFET.

PINNING - SOT263

PIN	DESCRIPTION
1	input
2	flag
3	drain
4	protection supply
5	source
tab	drain

PIN CONFIGURATION




Fig. 2. Type numbers ending with suffix P refer to leadform 263-01.

SYMBOL




Fig. 3.

**PowerMOS transistor
Logic level TOPFET**
**BUK104-50L/S
BUK104-50LP/SP**
LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Voltages Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
V_{FS}	Continuous flag voltage	-	0	11	V
V_{PS}	Continuous supply voltage	-	0	11	V
	Currents	$V_{IS} =$	-	7	5
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	15	13
$I_{D,DRM}$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}$	-	9.5	8.5
	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	60	54
	Thermal				
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction temperature ²	continuous	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{PSP}	Protection supply voltage ³	$V_{IS} =$ for valid protection BUK104-50L BUK104-50S	7 4.4 5.4	5 4 5	- V V
$V_{DDP(T)}$	Over temperature protection Protected drain source supply voltage	$V_{PS} = V_{PSN}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	- -	50 50	V V
$V_{DDP(P)}$	Short circuit load protection Protected drain source supply voltage ⁴	$V_{PS} = V_{PSN}; L \leq 10 \text{ }\mu\text{H}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	- - -	25 45 0.8	V V kW
P_{DSM}	Instantaneous overload dissipation		-	0.8	kW

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ The minimum supply voltage required for correct operation of the overload protection circuits.

⁴ The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor
Logic level TOPFET
BUK104-50L/S
BUK104-50LP/SP
OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DRM}	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	15	A
E_{DSM}	Non-repetitive inductive turn-off energy ²	$I_{DM} = 15 \text{ A}; R_{IS} \geq 100 \Omega$	-	200	mJ
E_{DRM}	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 95 \text{ }^\circ\text{C};$ $I_{DM} = 4 \text{ A}; V_{DD} \leq 20 \text{ V};$ $f = 250 \text{ Hz}$	-	20	mJ
I_{DIRM}	Repetitive peak drain to input current ³	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} = 25 \text{ }^\circ\text{C};$ $V_{IS} = V_{FS} = V_{RS} = 0 \text{ V}$	-	15	A

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS
 $T_{mb} = 25 \text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL),DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL),DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s};$ $\delta \leq 0.01$	50	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega;$	-	1	20	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega;$ $T_j = 125 \text{ }^\circ\text{C}$	-	10	100	μA
$R_{DS(on)}$	Drain-source on-state resistance	$I_{DM} = 7.5 \text{ A};$ $t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	-	75	100	$\text{m}\Omega$
		$V_{IS} = 7 \text{ V}$ $V_{IS} = 5 \text{ V}$	-	95	125	$\text{m}\Omega$

1 The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

2 While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.

PowerMOS transistor

Logic level TOPFET

BUK104-50L/S

BUK104-50LP/SP

OVERLOAD PROTECTION CHARACTERISTICS

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ t_{dsc}	Short circuit load protection ¹	$V_{PS} = V_{PSN}^2$; $T_{mb} = 25\text{ °C}$; $L \leq 10\ \mu\text{H}$; $R_1 \geq 2\ \text{k}\Omega$	-	150	-	mJ
	Overload threshold energy Response time	$V_{DD} = 13\ \text{V}$; $V_{IS} = 10\ \text{V}$ $V_{DD} = 13\ \text{V}$; $V_{IS} = 10\ \text{V}$	-	375	-	μs
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{PS} = V_{PSN}$; $R_1 \geq 2\ \text{k}\Omega$ from $I_D \geq 0.65\ \text{A}^3$	150	-	-	$^{\circ}\text{C}$

TRANSFER CHARACTERISTICS

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{is}	Forward transconductance	$V_{DS} = 10\ \text{V}$; $I_{DM} = 7.5\ \text{A}$ $t_p \leq 300\ \mu\text{s}$; $\delta \leq 0.01$	5	9	-	S
I_D	Drain current ⁴	$V_{DS} = 13\ \text{V}$; $V_{IS} = 5\ \text{V}$ $V_{IS} = 10\ \text{V}$	-	25	-	A
			-	40	-	A

PROTECTION SUPPLY CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
I_{PS} , I_{PSL}	Protection supply Protection supply current	normal operation or protection latched BUK104-50L BUK104-50S	$V_{PS} = 5\ \text{V}$	-	0.2	0.35	mA
			$V_{PS} = 10\ \text{V}$	-	0.4	1.0	mA
V_{PSR}	Protection reset voltage ⁵	$T_j = 150\text{ °C}$	1.5	2.5	3.5	V	
			1.0	-	-	V	
$V_{(CL)PS}$	Protection clamp voltage	$I_p = 1.35\ \text{mA}$	11	13	-	V	

REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 15\ \text{A}$; $V_{IS} = V_{PS} = V_{FS} = 0\ \text{V}$; $t_p = 300\ \mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ⁶	-	-	-	-

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum.

2 At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

3 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

4 During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

5 The supply voltage below which the overload protection circuits will be reset.

6 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor

Logic level TOPFET

BUK104-50L/S

BUK104-50LP/SP

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Normal operation Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	1.0 0.5	1.5 -	2.0 -	V V
I_{IS}	Input current	$V_{IS} = 10\text{ V}$	-	10	100	nA
$V_{(CL)IS}$	Input clamp voltage	$I_I = 1\text{ mA}$	11	13	-	V
R_{ISL}	Overload protection latched Input resistance ¹	$V_{PS} = 5\text{ V}$ $I_I = 5\text{ mA};$ $T_{mb} = 150\text{ }^{\circ}\text{C}$ $V_{PS} = 10\text{ V}$ $I_I = 5\text{ mA};$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	- - - -	55 95 35 60	- - - -	Ω Ω Ω Ω
R_{IS}	Application information External input resistances for internal overvoltage clamping ²	(see figure 29) $R_I = \infty\ \Omega;$ $V_{DS} > 30\text{ V}$	100	-	-	Ω
R_I	internal overload protection ³	$R_{IS} = \infty\ \Omega;$ $V_{II} = 5\text{ V}$ $V_{II} = 10\text{ V}$	1 2	- -	- -	k Ω k Ω

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}; R_I = 50\ \Omega; R_{IS} = 50\ \Omega$ (see figure 29); resistive load $R_L = 10\ \Omega$. For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 15\text{ V}; V_{IS}: 0\text{ V} \Rightarrow 10\text{ V}$	-	8	-	ns
t_r	Rise time		-	13	-	ns
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 15\text{ V}; V_{IS}: 10\text{ V} \Rightarrow 0\text{ V}$	-	100	-	ns
t_f	Fall time		-	45	-	ns

CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}; f = 1\text{ MHz}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{iss}	Input capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	415	600	pF
C_{oss}	Output capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	275	400	pF
C_{rss}	Reverse transfer capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	55	80	pF
C_{pso}	Protection supply pin capacitance	$V_{PS} = 10\text{ V}$	-	30	-	pF
C_{fso}	Flag pin capacitance	$V_{FS} = 10\text{ V}; V_{PS} = 0\text{ V}$	-	20	-	pF

1 The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed $V_{IS(TO)}$ minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

2 Applications using a lower value for R_{IS} would require external overvoltage protection.

3 For applications requiring a lower value for R_I , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.

PowerMOS transistor
Logic level TOPFET
BUK104-50L/S
BUK104-50LP/SP
FLAG DESCRIPTION

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor¹. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy² for applications which require low input drive impedance.

TRUTH TABLE

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

FLAG CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{FS} I_{FSS}	Flag 'low' Flag voltage Flag saturation current	normal operation $I_F = 1.6\text{ mA}$ $V_{FS} = 10\text{ V}$	- -	0.15 15	0.4 -	V mA
I_{FS} V_{PSF}	Flag 'high' Flag leakage current Protection supply threshold voltage	overload or fault $V_{FS} = 10\text{ V}$ $V_{FF} = 5\text{ V}$; $R_F = 3\text{ k}\Omega$; BUK104-50L BUK104-50S	- 2.5 3.3	- 3.3 4.2	10 4 5	μA V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1\text{ mA}$; $V_{PS} = 0\text{ V}$	11	13	-	V
R_F	Application information Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$ $V_{FF} = 10\text{ V}$	1 2	10 20	50 100	k Ω k Ω

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

¹ Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

² Low pass filtering of the flag signal may be advisable to prevent false tripping.







PowerMOS transistor
Logic level TOPFET

BUK104-50L/S
BUK104-50LP/SP









PowerMOS transistor
Logic level TOPFET

BUK104-50L/S
BUK104-50LP/SP



PowerMOS transistor
Logic level TOPFET

BUK104-50L/S
BUK104-50LP/SP



PowerMOS transistor
Logic level TOPFET

BUK104-50L/S
BUK104-50LP/SP




Fig.22. Input threshold voltage.
 $V_{IS(T_O)} = \bar{f}(T_J)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = 5 \text{ V}$




Fig.25. Typical reverse diode current, $T_J = 25 \text{ °C}$.
 $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0 \text{ V}$; $t_p = 250 \text{ } \mu\text{s}$




Fig.23. Typical DC protection supply characteristics.
 $I_{PS} = f(V_{PS})$; normal or overload operation; $T_J = 25 \text{ °C}$




Fig.26. Normalised limiting clamping energy.
 $E_{DSM}\% = f(T_{mb})$; conditions: $I_D = 15 \text{ A}$




Fig.24. Typical latched input characteristics, 25 °C .
 $I_{ISL} = f(V_{IS})$; after overload protection latched









Fig.27. Clamping energy test circuit, $R_{IS} = 100 \text{ } \Omega$.
 $E_{DSM} = 0.5 \cdot L I_D^2 \cdot V_{(CL)DSR} / (V_{(CL)DSR} - V_{DD})$

PowerMOS transistor
Logic level TOPFET

BUK104-50L/S
BUK104-50LP/SP



PowerMOS transistor Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	50	A
P_{tot}	Total power dissipation	125	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance		
	$V_{IS} = 5\text{ V}$	35	mΩ
	$V_{IS} = 8\text{ V}$	28	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
V_{PSN}	Protection supply voltage		
	BUK106-50L	5	V
	BUK106-50S	10	V

FUNCTIONAL BLOCK DIAGRAM




Fig.1. Elements of the TOPFET.

PINNING - SOT263

PIN	DESCRIPTION
1	input
2	flag
3	drain
4	protection supply
5	source
tab	drain

PIN CONFIGURATION




Fig. 2. Type numbers ending with suffix P refer to leadform 263-01.

SYMBOL




Fig. 3.

PowerMOS transistor

Logic level TOPFET

BUK106-50L/S

BUK106-50LP/SP

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT		
V_{DSS}	Voltages Continuous off-state drain source voltage ¹	$V_{IS} = 0$ V	-	50	V		
			V_{IS}	0	11	V	
			V_{FS}	0	11	V	
			V_{PS}	0	11	V	
I_D	Currents Continuous drain current	$V_{IS} =$	-	8	5	V	
			$T_{mb} \leq 25$ °C	-	50	45	A
			$T_{mb} \leq 100$ °C	-	31	28	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25$ °C	-	200	180	A	
P_{tot}	Thermal Total power dissipation	$T_{mb} = 25$ °C	-	125	W		
			T_{stg}	-55	150	°C	
			T_j	-	150	°C	
			T_{sold}	-	250	°C	

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
V_{PSP}	Protection supply voltage ³	for valid protection $V_{IS} =$ BUK106-50L BUK106-50S	8	5	-	V
			4.4	4	-	V
			5.4	5	-	V
$V_{DDP(T)}$	Over temperature protection Protected drain source supply voltage	$V_{PS} = V_{PSN}$	-	50	V	
		$V_{IS} = 10$ V; $R_1 \geq 2$ k Ω $V_{IS} = 5$ V; $R_1 \geq 1$ k Ω	-	50	V	
$V_{DDP(P)}$	Short circuit load protection Protected drain source supply voltage ⁴	$V_{PS} = V_{PSN}$; $L \leq 10$ μ H	-	24	V	
		$V_{IS} = 10$ V; $R_1 \geq 2$ k Ω $V_{IS} = 5$ V; $R_1 \geq 1$ k Ω	-	45	V	
P_{DSM}	Instantaneous overload dissipation		-	4	kW	

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250$ pF; $R = 1.5$ k Ω	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The minimum supply voltage required for correct operation of the overload protection circuits.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor
Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{D(ORM)}$	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	50	A
E_{DSM}	Non-repetitive inductive turn-off energy ²	$I_{DM} = 27 \text{ A}; R_{IS} \geq 100 \Omega$	-	1	J
E_{DRM}	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 85 \text{ }^\circ\text{C};$ $I_{DM} = 16 \text{ A}; V_{DD} \leq 20 \text{ V};$ $f = 250 \text{ Hz}$	-	80	mJ
I_{DIRM}	Repetitive peak drain to input current ³	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} = 25 \text{ }^\circ\text{C};$ $V_{IS} = V_{PS} = V_{FS} = 0 \text{ V}$	-	50	A

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th \text{ j-a}}$	Junction to ambient	in free air	-	60	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25 \text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s};$ $\delta \leq 0.01$	50	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega;$	-	1	20	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega;$ $T_j = 125 \text{ }^\circ\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25 \text{ A};$	-	22	28	$\text{m}\Omega$
		$t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	$V_{IS} = 8 \text{ V}$ $V_{IS} = 5 \text{ V}$	-	28	35

1 The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

2 While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.

PowerMOS transistor

Logic level TOPFET

BUK106-50L/S

BUK106-50LP/SP

OVERLOAD PROTECTION CHARACTERISTICS

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ t_{dsc}	Short circuit load protection Overload threshold energy Response time	$V_{PS} = V_{PSN}^2$; $T_{mb} = 25\text{ }^\circ\text{C}$; $L \leq 10\text{ }\mu\text{H}$	-	550	-	mJ
		$V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	0.4	-	ms
$T_{J(TO)}$	Over temperature protection Threshold junction temperature	$V_{PS} = V_{PSN}$ from $I_D \geq 2.5\text{ A}^3$	150	-	-	$^\circ\text{C}$

TRANSFER CHARACTERISTICS

$T_{mb} = 25\text{ }^\circ\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{is}	Forward transconductance	$V_{DS} = 12\text{ V}$; $I_{DM} = 25\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	17	28	-	S
I_D	Drain current ⁴	$V_{DS} = 13\text{ V}$;	-	80	-	A
		$V_{IS} = 5\text{ V}$ $V_{IS} = 10\text{ V}$	-	160	-	A

PROTECTION SUPPLY CHARACTERISTICS

$T_{mb} = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{PS} , I_{PSL}	Protection supply Protection supply current	normal operation or protection latched				
		BUK106-50L BUK106-50S	$V_{PS} = 5\text{ V}$ $V_{PS} = 10\text{ V}$	-	0.2 0.4	0.35 1.0
V_{PSR}	Protection reset voltage ⁵	$T_J = 150\text{ }^\circ\text{C}$	1.5 1.0	2.5 -	3.5 -	V V
$V_{(CL)PS}$	Protection clamp voltage	$I_P = 1.35\text{ mA}$	11	13	-	V

REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^\circ\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 20\text{ A}$; $V_{IS} = V_{PS} = V_{FS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	0.9	1.2	V
t_{rr}	Reverse recovery time	not applicable ⁶	-	-	-	-

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum.

2 At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

3 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

4 During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

5 The supply voltage below which the overload protection circuits will be reset.

6 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor

Logic level TOPFET

BUK106-50L/S

BUK106-50LP/SP

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$ I_{IS} $V_{(CL)IS}$	Normal operation					
	Input threshold voltage	$V_{DS} = 5\text{ V}$; $I_D = 1\text{ mA}$ $T_{mb} = 150\text{ °C}$	1.0 0.5	1.5 -	2.0 -	V V
	Input current Input clamp voltage	$V_{IS} = 10\text{ V}$ $I_I = 1\text{ mA}$	- 11	10 13	100 -	nA V
R_{ISL}	Overload protection latched					
	Input resistance ¹	$V_{PS} = 5\text{ V}$	-	55	-	Ω
		$V_{PS} = 10\text{ V}$	-	95	-	Ω
		$I_I = 5\text{ mA}$; $T_{mb} = 150\text{ °C}$ $I_I = 5\text{ mA}$; $T_{mb} = 150\text{ °C}$	-	35 60	- -	Ω Ω
R_{IS} R_I	Application information					
	External input resistances for internal overvoltage clamping ²	(see figure 29) $R_I = \infty\ \Omega$; $V_{DS} > 30\text{ V}$	100	-	-	Ω
	internal overload protection ³	$R_{IS} = \infty\ \Omega$; $V_{II} = 5\text{ V}$ $V_{II} = 10\text{ V}$	1 2	- -	- -	k Ω k Ω

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ °C}$; $R_I = 50\ \Omega$; $R_{IS} = 50\ \Omega$ (see figure 29); resistive load $R_L = 10\ \Omega$. For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 15\text{ V}$; $V_{IS}: 0\text{ V} \Rightarrow 10\text{ V}$	-	10	-	ns
t_r	Rise time		-	35	-	ns
t_{doff}	Turn-off delay time	$V_{DD} = 15\text{ V}$; $V_{IS}: 10\text{ V} \Rightarrow 0\text{ V}$	-	280	-	ns
t_f	Fall time		-	120	-	ns

CAPACITANCES

$T_{mb} = 25\text{ °C}$; $f = 1\text{ MHz}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{iss}	Input capacitance	$V_{DS} = 25\text{ V}$; $V_{IS} = 0\text{ V}$	-	1250	1800	pF
C_{oss}	Output capacitance	$V_{DS} = 25\text{ V}$; $V_{IS} = 0\text{ V}$	-	650	1000	pF
C_{rfs}	Reverse transfer capacitance	$V_{DS} = 25\text{ V}$; $V_{IS} = 0\text{ V}$	-	150	250	pF
C_{ps0}	Protection supply pin capacitance	$V_{PS} = 10\text{ V}$	-	30	-	pF
C_{fso}	Flag pin capacitance	$V_{FS} = 10\text{ V}$; $V_{PS} = 0\text{ V}$	-	20	-	pF

1 The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed $V_{IS(TO)}$ minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

2 Applications using a lower value for R_{IS} would require external overvoltage protection.

3 For applications requiring a lower value for R_I , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.

PowerMOS transistor

Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP

FLAG DESCRIPTION

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor¹. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy² for applications which require low input drive impedance.

TRUTH TABLE

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

FLAG CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{FS} I_{FSS}	Flag 'low' Flag voltage Flag saturation current	normal operation $I_F = 1.6\text{ mA}$ $V_{FS} = 10\text{ V}$	- -	0.15 15	0.4 -	V mA
I_{FS} V_{PSF}	Flag 'high' Flag leakage current Protection supply threshold voltage	overload or fault $V_{FS} = 10\text{ V}$ $V_{FF} = 5\text{ V}$; $R_F = 3\text{ k}\Omega$; BUK106-50L BUK106-50S	- 2.5 3.3	- 3.3 4.2	10 4 5	μA V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1\text{ mA}$; $V_{PS} = 0\text{ V}$	11	13	-	V
R_F	Application information Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$ $V_{FF} = 10\text{ V}$	1 2	10 20	50 100	$\text{k}\Omega$ $\text{k}\Omega$

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

¹ Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

² Low pass filtering of the flag signal may be advisable to prevent false tripping.







PowerMOS transistor
Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP









PowerMOS transistor
Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP









PowerMOS transistor
Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP



PowerMOS transistor
Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP



PowerMOS transistor
Logic level TOPFET

BUK106-50L/S
BUK106-50LP/SP




Fig.28. Typical resistive load switching waveforms
 $R_I = R_{IS} = 50 \Omega$; $R_L = 10 \Omega$; $V_{DD} = 15 V$; $T_j = 25^\circ C$




Fig.31. Typical off-state leakage current.
 $I_{DSR} = f(T_j)$; Conditions: $V_{DS} = 40 V$; $R_{IS} = 100 \Omega$.




Fig.29. External input resistances R_I and R_{IS} , generator voltage V_{II} and input voltage V_{IS} .




Fig.32. Normalised protection supply current.
 $I_{PS} / I_{PS, 25^\circ C} = f(T_j)$; $V_{PS} = V_{PSN}$




Fig.30. Typical capacitances, C_{ISS} , C_{OSS} , C_{RSS} .
 $C = f(V_{DS})$; conditions: $V_{IS} = 0 V$; $f = 1 MHz$

PowerMOS transistor Logic level TOPFET

BUK107-50DL

DESCRIPTION

Monolithic overload protected logic level power MOSFET in a surface mount plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- small motors
- solenoids

FEATURES

- Vertical power DMOS output stage
- Overload protected up to 85°C ambient
- Overload protection by current limiting and overtemperature sensing
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current permits direct drive by micro-controller
- ESD protection on all pins
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	0.7	A
P_D	Total power dissipation	1.8	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	200	mΩ

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - SOT223

PIN	DESCRIPTION
1	input
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK107-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
I_D	Continuous drain current ²	-	-	self limiting	A
I_I	Continuous input current	clamping	-	3	mA
I_{IRM}	Non-repetitive peak input current	$t_p \leq 1$ ms	-	10	mA
P_D	Total power dissipation	$T_{amb} = 25$ °C	-	1.8	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature	normal operation ³	-	150	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; C = 250 pF; R = 1.5 kΩ	-	2	kV

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{DSM}	Non-repetitive clamping energy	$T_b \leq 25$ °C; $I_{DM} < I_{D(lim)}$; inductive load	-	100	mJ
E_{DRM}	Repetitive clamping energy	$T_b \leq 75$ °C; $I_{DM} = 50$ mA; f = 250 Hz	-	4	mJ

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from short circuit loads. Overload protection operates by means of drain current limiting and activating the overtemperature protection.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ⁴	for valid protection	4	-	V
V_{DDP}	Protected drain source supply voltage	$V_{IS} = 5$ V	-	35	V

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off to protect itself when there is an overload fault condition. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Overload protection					
$I_{D(lim)}$	Drain current limiting	$V_{IS} = 5$ V	0.7	1.1	1.5	A
$T_{j(TO)}$	Overtemperature protection Threshold junction temperature	only in drain current limiting $V_{IS} = 5$ V	100	130	160	°C

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² Refer to OVERLOAD PROTECTION CHARACTERISTICS.

³ Not in an overload condition with drain current limiting.

⁴ The input voltage for which the overload protection circuits are functional.

PowerMOS transistor

Logic level TOPFET

BUK107-50DL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	Thermal resistance Junction to board ¹	Mounted on any PCB	-	40	-	K/W
$R_{th\ j-a}$	Junction to ambient	Mounted on PCB of fig. 19	-	-	70	K/W

STATIC CHARACTERISTICS

$T_b = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	55	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 200\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	56	70	V
I_{DSS}	Off-state drain current	$V_{DS} = 45\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	2	μA
I_{DSS}	Off-state drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Off-state drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 100\text{ }^\circ\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ²	$V_{IS} = 5\text{ V}; I_{DM} = 100\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	150	200	m Ω

INPUT CHARACTERISTICS

$T_b = 25\text{ }^\circ\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.7	2.2	2.7	V
I_{IS}	Input supply current	normal operation; $V_{IS} = 5\text{ V}$	-	330	450	μA
I_{ISL}	Input supply current	$V_{IS} = 4\text{ V}$	-	170	270	μA
		protection latched; $V_{IS} = 5\text{ V}$	-	500	650	μA
I_{ISL}	Input supply current	$V_{IS} = 3.5\text{ V}$	-	250	400	μA
			1	2.2	3.5	V
V_{ISR}	Protection latch reset voltage ³		6	7.5	-	V
$V_{(CL)IS}$	Input clamping voltage	$I_I = 1.5\text{ mA}$	-	33	-	k Ω
R_{IG}	Input series resistance	to gate of power MOSFET	-			

SWITCHING CHARACTERISTICS

$T_{amb} = 25\text{ }^\circ\text{C}$; resistive load $R_L = 50\text{ }\Omega$; adjust V_{DD} to obtain $I_D = 250\text{ mA}$; refer to test circuit and waveforms

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{IS} = 0\text{ V}$ to $V_{IS} = 5\text{ V}$	-	8	-	μs
t_r	Rise time		-	30	-	μs
t_{doff}	Turn-off delay time	$V_{IS} = 5\text{ V}$ to $V_{IS} = 0\text{ V}$	-	3	-	μs
t_f	Fall time		-	6	-	μs







¹ Temperature measured 1.3 mm from tab.

² Continuous input voltage. The specified pulse width is for the drain current.

³ The input voltage below which the overload protection circuits will be reset.







PowerMOS transistor
Logic level TOPFET

BUK107-50DL







PowerMOS transistor
Logic level TOPFET

BUK107-50DL



PowerMOS transistor
Logic level TOPFET

BUK107-50DL



PowerMOS transistor Logic level TOPFET

BUK107-50DS

DESCRIPTION

Monolithic overload protected logic level power MOSFET in a surface mount plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- small motors
- solenoids

FEATURES

- Vertical power DMOS output stage
- Overload protected up to 85°C ambient
- Overload protection by current limiting and overtemperature sensing
- Latched overload protection reset by input
- Input clamping suitable for pull-up resistor drive circuit
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on all pins
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	0.7	A
P_D	Total power dissipation	1.8	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	175	mΩ

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - SOT223

PIN	DESCRIPTION
1	input
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



**PowerMOS transistor
Logic level TOPFET**

BUK107-50DS

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
I_D	Continuous drain current ²	-	-	self limiting	A
I_i	Continuous input current	clamping	-	3	mA
I_{IRM}	Non-repetitive peak input current	$t_p \leq 1$ ms	-	10	mA
P_D	Total power dissipation	$T_{amb} = 25$ °C	-	1.8	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature	normal operation ³	-	150	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; C = 250 pF; R = 1.5 kΩ	-	2	kV

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{DSM}	Non-repetitive clamping energy	$T_b \leq 25$ °C; $I_{DM} < I_{D(lim)}$; inductive load	-	100	mJ
E_{DRM}	Repetitive clamping energy	$T_b \leq 75$ °C; $I_{DM} = 50$ mA; f = 250 Hz	-	4	mJ

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from short circuit loads.

Overload protection operates by means of drain current limiting and activating the overtemperature protection.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ⁴	for valid protection	6	-	V
V_{DDP}	Protected drain source supply voltage	$I_i = 1.5$ mA	-	35	V

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off to protect itself when there is an overload fault condition.

It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{D(lim)}$	Overload protection Drain current limiting	$I_i = 1.5$ mA	0.7	1.1	1.5	A
$T_{j(TO)}$	Overtemperature protection Threshold junction temperature	only in drain current limiting $I_i = 1.5$ mA	100	130	160	°C

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Not in an overload condition with drain current limiting.

4 The input voltage for which the overload protection circuits are functional.

PowerMOS transistor

Logic level TOPFET

BUK107-50DS

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	Thermal resistance Junction to board ¹	Mounted on any PCB	-	40	-	K/W
$R_{th\ j-a}$	Junction to ambient	Mounted on PCB of fig. 19	-	-	70	K/W

STATIC CHARACTERISTICS

$T_b = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	55	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 200\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	56	70	V
I_{DSS}	Off-state drain current	$V_{DS} = 45\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	2	μA
I_{DSS}	Off-state drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Off-state drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 100\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ²	$I_l = 1.5\text{ mA}; I_{DM} = 100\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	125	175	m Ω

INPUT CHARACTERISTICS

$T_b = 25\text{ °C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input. The input clamping is suitable for a drive circuit with a pull-up resistor.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.7	2.2	2.7	V
I_{IS}	Input supply current	normal operation; $V_{IS} = 6\text{ V}$	-	550	750	μA
I_{ISL}	Input supply current	protection latched; $V_{IS} = 5\text{ V}$	-	500	650	μA
		$V_{IS} = 3.5\text{ V}$	-	250	400	μA
V_{ISR}	Protection latch reset voltage ³		1	2.2	3.5	V
$V_{(CL)IS}$	Input clamping voltage	$I_l = 1.5\text{ mA}$	6	7.5	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	33	-	k Ω

SWITCHING CHARACTERISTICS

$T_{amb} = 25\text{ °C}$; resistive load $R_L = 50\text{ }\Omega$; adjust V_{DD} to obtain $I_D = 250\text{ mA}$; refer to test circuit and waveforms

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{IS} = 0\text{ V}$ to $I_l = 1.5\text{ mA}$	-	4	-	μs
t_r	Rise time		-	16	-	μs
$t_{d\ off}$	Turn-off delay time	$I_l = 1.5\text{ mA}$ to $V_{IS} = 0\text{ V}$	-	3	-	μs
t_f	Fall time		-	6	-	μs







¹ Temperature measured 1.3 mm from tab.

² Continuous input voltage. The specified pulse width is for the drain current.

³ The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor
Logic level TOPFET

BUK107-50DS



PowerMOS transistor
Logic level TOFET

BUK107-50DS




Fig.8. Typical overtemperature protection threshold.
 $T_{j(TO)} = f(V_{IS})$; condition: $V_{DS} = 10\text{ V}$




Fig.11. Input threshold voltage.
 $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$




Fig.9. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 I_{IS} & $I_{ISL} = f(V_{IS})$; normal operation & protection latched




Fig.12. Typical input clamping characteristic.
 $I_i = f(V_{IS})$; normal operation, $T_j = 25\text{ }^\circ\text{C}$.




Fig.10. Typical DC input current.
 $I_{IS} = f(T_j)$; parameter V_{IS} ; normal operation








Fig.13. Overvoltage clamping characteristic, $25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 300\text{ }\mu\text{s}$

PowerMOS transistor
Logic level TOPFET

BUK107-50DS



PowerMOS transistor Logic level TOPFET

BUK107-50GL

DESCRIPTION

Monolithic overload protected logic level power MOSFET in a surface mount plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- small motors
- solenoids


FEATURES

- Vertical power DMOS output stage
- Overload protected up to 85°C ambient
- Overload protection by current limiting and overtemperature sensing
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on all pins
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	0.7	A
P_D	Total power dissipation	1.8	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	200	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT223

PIN	DESCRIPTION
1	input
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK107-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
I_D	Continuous drain current ²	-	-	self limiting	A
I_I	Continuous input current	clamping	-	3	mA
I_{IRM}	Non-repetitive peak input current	$t_p \leq 1$ ms	-	10	mA
P_D	Total power dissipation	$T_{amb} = 25$ °C	-	1.8	W
T_{stg}	Storage temperature	-	-55	150	°C
T_J	Continuous junction temperature	normal operation ³	-	150	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; C = 250 pF; R = 1.5 k Ω	-	2	kV

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{DSM}	Non-repetitive clamping energy	$T_b \leq 25$ °C; $I_{DM} < I_{D(lim)}$; inductive load	-	100	mJ
E_{DRM}	Repetitive clamping energy	$T_b \leq 75$ °C; $I_{DM} = 50$ mA; f = 250 Hz	-	4	mJ

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from short circuit loads.

Overload protection operates by means of drain current limiting and activating the overtemperature protection.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ⁴	for valid protection	4	-	V
V_{DDP}	Protected drain source supply voltage	$V_{IS} = 5$ V	-	35	V

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off to protect itself when there is an overload fault condition.

It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{D(lim)}$	Overload protection Drain current limiting	$V_{IS} = 5$ V	0.7	1.1	1.5	A
$T_{J(TO)}$	Overtemperature protection Threshold junction temperature	only in drain current limiting $V_{IS} = 5$ V	100	130	160	°C

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Not in an overload condition with drain current limiting.

4 The input voltage for which the overload protection circuits are functional.

PowerMOS transistor
Logic level TOPFET

BUK107-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-t}$	Thermal resistance Junction to tab (pin 4)		-	12	18	K/W
$R_{th\ j-b}$	Junction to board ¹	Mounted on any PCB	-	40	-	K/W
$R_{th\ j-a}$	Junction to ambient	Mounted on PCB of fig. 19	-	-	70	K/W

STATIC CHARACTERISTICS $T_b = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	55	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 200\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	56	70	V
I_{DSS}	Off-state drain current	$V_{DS} = 45\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	2	μA
I_{DSS}	Off-state drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Off-state drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 100\text{ }^\circ\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 100\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	150	200	m Ω

INPUT CHARACTERISTICS $T_b = 25\text{ }^\circ\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.7	2.2	2.7	V
I_{IS}	Input supply current	normal operation; $V_{IS} = 5\text{ V}$	-	330	450	μA
		$V_{IS} = 4\text{ V}$	-	170	270	μA
I_{ISL}	Input supply current	protection latched; $V_{IS} = 5\text{ V}$	-	1.45	2	mA
		$V_{IS} = 3.5\text{ V}$	-	0.95	1.3	mA
V_{ISR}	Protection latch reset voltage ²		1	2.7	3.5	V
$V_{(CL)IS}$	Input clamping voltage	$I_I = 1.5\text{ mA}$	6	7.5	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4.5	-	k Ω

1 Temperature measured 1.3 mm from tab.

2 The input voltage below which the overload protection circuits will be reset.

**PowerMOS transistor
Logic level TOPFET**
BUK107-50GL
SWITCHING CHARACTERISTICS
 $T_{amb} = 25\text{ }^{\circ}\text{C}$; resistive load $R_L = 50\text{ }\Omega$; adjust V_{DD} to obtain $I_D = 250\text{ mA}$; refer to test circuit and waveforms







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{IS} = 0\text{ V to } V_{IS} = 5\text{ V}$	-	0.9	-	μs
t_r	Rise time		-	3.5	-	μs
$t_{d\ off}$	Turn-off delay time	$V_{IS} = 5\text{ V to } V_{IS} = 0\text{ V}$	-	2.8	-	μs
t_f	Fall time		-	9.0	-	μs

 $T_{amb} = 25\text{ }^{\circ}\text{C}$; resistive load $R_L = 10\text{ k}\Omega$; $V_{DD} = 12.5\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{IS} = 0\text{ V to } V_{IS} = 5\text{ V}$	-	0.8	-	μs
t_r	Rise time		-	2.3	-	μs
$t_{d\ off}$	Turn-off delay time	$V_{IS} = 5\text{ V to } V_{IS} = 0\text{ V}$	-	7.5	-	μs
t_f	Fall time		-	12.5	-	μs







PowerMOS transistor
Logic level TOFET

BUK107-50GL







PowerMOS transistor
Logic level TOPFET

BUK107-50GL



PowerMOS transistor
Logic level TOPFET

BUK107-50GL



PowerMOS transistor Logic level TOPFET

BUK108-50DL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

- General controller for driving
- lamps
 - motors
 - solenoids
 - heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	13.5	A
P_D	Total power dissipation	40	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	125	mΩ
I_{ISL}	Input supply current $V_{IS} = 5\text{ V}$	650	μA


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK108-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	13.5	A
I_D	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 5\text{ V}$	-	8.5	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	54	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
$V_{DDP(T)}$	Over temperature protection Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
$V_{DDP(P)}$	Short circuit load protection⁴ Protected drain source supply voltage ⁵	$V_{IS} = 5\text{ V}$	-	24	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	0.6	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	15	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 15\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	200	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95\text{ °C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	20	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold $T_{j(OT)}$ the over temperature trip operates to protect the switch.

³ The input voltage for which the overload protection circuits are functional.

⁴ For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

⁵ The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than $V_{DDP(P)}$ maximum.

**PowerMOS transistor
Logic level TOPFET**
BUK108-50DL
THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB (see fig. 23)	-	50	-	K/W

STATIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(cl),DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(cl),DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 1\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ¹	$V_{IS} = 5\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	85	125	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection² Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.2	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current ³	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	25	-	A
$I_{DM(SC)}$	Peak drain current ⁴	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	60	-	A
$T_{J(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 0.5\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

TRANSFER CHARACTERISTIC
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	5	9	-	S

1 Continuous input voltage. The specified pulse width is for the drain current.

2 Refer to OVERLOAD PROTECTION LIMITING VALUES.

3 Continuous drain-source supply voltage. Pulsed input voltage.

4 Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance Cgd).

 5 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

PowerMOS transistor
Logic level TOPFET

BUK108-50DL

INPUT CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	normal operation; $V_{IS} = 5\text{ V}$	100	200	350	μA
V_{ISR}	Protection reset voltage ¹	$V_{IS} = 4\text{ V}$	-	160	270	μA
		$T_j = 25\text{ }^{\circ}\text{C}$	2.0	2.6	3.5	V
I_{ISL}	Input supply current	protection latched; $V_{IS} = 5\text{ V}$	-	330	650	μA
		$V_{IS} = 3.5\text{ V}$	-	240	430	μA
$V_{(BR)IS}$	Input breakdown voltage	$I_I = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance to gate of power MOSFET	$T_j = 25\text{ }^{\circ}\text{C}$	-	33	-	$\text{k}\Omega$
		$T_j = 150\text{ }^{\circ}\text{C}$	-	50	-	$\text{k}\Omega$

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_I = 50\text{ }\Omega$. Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	8	-	μs
t_r	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	40	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	40	-	μs
t_f	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	35	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	15	A

REVERSE DIODE CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDO}	Forward voltage	$I_S = 15\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

¹ The input voltage below which the overload protection circuits will be reset.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOPFET

BUK108-50DL



PowerMOS transistor
Logic level TOPFET

BUK108-50DL




Fig.8. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 7.5\text{ A}$; $V_{IS} = 5\text{ V}$




Fig.11. Typical overload protection characteristics.
Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = $30\text{ m}\Omega$




Fig.9. Typical overload protection characteristics.
 $t_{d\text{ sc}} = f(P_{DS})$; conditions: $V_{IS} \geq 4\text{ V}$; $T_j = 25\text{ }^\circ\text{C}$.




Fig.12. Typical clamping characteristics, $25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig.10. Normalised limiting overload dissipation.
 $P_{DSM}\% = 100 \cdot P_{DSM}/P_{DSM}(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig.13. Input threshold voltage.
 $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$

PowerMOS transistor
Logic level TOPFET

BUK108-50DL




Fig. 14. Typical DC input characteristics, $T_j = 25^\circ\text{C}$.
 $I_{ISL} \text{ \& } I_{IS} = f(V_{IS})$; protection latched & normal operation




Fig. 17. Typical switching waveforms, resistive load.
 $V_{DD} = 13\text{ V}$; $R_L = 4\ \Omega$; $R_i = 50\ \Omega$, $T_j = 25^\circ\text{C}$.




Fig. 15. Typical reverse diode current, $T_j = 25^\circ\text{C}$.
 $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\ \mu\text{s}$




Fig. 18. Normalised limiting clamping energy.
 $E_{DSM}\% = f(T_{mb})$; conditions: $I_D = 15\text{ A}$; $V_{IS} = 5\text{ V}$




Fig. 16. Test circuit for resistive load switching times.






Fig. 19. Clamping energy test circuit, $R_{IS} = 50\ \Omega$.
 $E_{DSM} = 0.5 \cdot L_D^2 \cdot V_{(CL)DSS} / (V_{(CL)DSS} - V_{DD})$

PowerMOS transistor
Logic level TOPFET

BUK108-50DL



PowerMOS transistor Logic level TOPFET

BUK108-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

- General controller for driving
- lamps
 - motors
 - solenoids
 - heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	13.5	A
P_D	Total power dissipation	40	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	125	mΩ
	$V_{IS} = 5 V$		


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK108-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0\text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	13.5	A
I_{Dc}	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 5\text{ V}$	-	8.5	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	54	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 5\text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	0.6	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	15	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 15\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	200	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95\text{ °C}; I_{DM} = 4\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	20	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum.
For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor

Logic level TOPFET

BUK108-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Thermal resistance						
$R_{th\ j-mb}$	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB (see fig. 32)	-	50	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 1\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	-	85	125	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection¹ Overload threshold energy	$T_{mb} = 25\text{ °C}; L \leq 10\ \mu\text{H}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.2	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 0.5\text{ A}^2$	150	-	-	°C

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ °C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	0.5	1.2	2.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	k Ω

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor
Logic level TOPFET

BUK108-50GL

TRANSFER CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 7.5\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	5	9	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	25	-	A

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	1.5	-	μs
t_r	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	8	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	6	-	μs
t_f	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	4.5	-	μs
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	1.5	-	μs
t_r	Rise time	inductive load $I_{DM} = 3\text{ A}$	-	1	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	10	-	μs
t_f	Fall time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_s	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	13.5	A

REVERSE DIODE CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_s = 15\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-







ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.² The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
Logic level TOFET

BUK108-50GL



PowerMOS transistor
Logic level TOFET

BUK108-50GL



PowerMOS transistor
Logic level TOPFET

BUK108-50GL




Fig. 14. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = $30\text{ m}\Omega$




Fig. 17. Typical DC input characteristics. $I_{IS} = f(V_{IS})$; normal operation, parameter: T_J




Fig. 15. Typical clamping characteristics, $25\text{ }^\circ\text{C}$. $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_J = 25\text{ }^\circ\text{C}$. $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage. $V_{IS(TO)} = f(T_J)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$




Fig. 19. Typical reverse diode current, $T_J = 25\text{ }^\circ\text{C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\text{ }\mu\text{s}$

PowerMOS transistor
Logic level TOPFET

BUK108-50GL




Fig.20. Test circuit for resistive load switching times.




Fig.23. Test circuit for inductive load switching times.




Fig.21. Typical switching waveforms, resistive load.
 $V_{DD} = 13 \text{ V}; R_L = 4 \Omega; R_I = 50 \Omega, T_j = 25 \text{ }^\circ\text{C}.$




Fig.24. Typical switching waveforms, inductive load.
 $V_{DD} = 13 \text{ V}; I_D = 3 \text{ A}; R_I = 50 \Omega, T_j = 25 \text{ }^\circ\text{C}.$




Fig.22. Typical switching waveforms, resistive load.
 $V_{DD} = 13 \text{ V}; R_L = 4 \Omega; R_I = 50 \Omega, T_j = 25 \text{ }^\circ\text{C}.$









Fig.25. Typical switching waveforms, inductive load.
 $V_{DD} = 13 \text{ V}; I_D = 3 \text{ A}; R_I = 50 \Omega, T_j = 25 \text{ }^\circ\text{C}.$

PowerMOS transistor
Logic level TOPFET

BUK108-50GL



PowerMOS transistor TOPFET

BUK108-50GS

DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	15	A
P_D	Total power dissipation	40	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 10\text{ V}$	100	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOFET

BUK108-50GS

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	15	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	9.5	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	60	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	5	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 10 \text{ V}$	-	20	V
		$V_{IS} = 5 \text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	0.6	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	15	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 15 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	200	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 4 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	20	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

**PowerMOS transistor
TOPFET**

BUK108-50GS

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Thermal resistance						
$R_{th\ j-mb}$	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB (see fig. 33)	-	50	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 1\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	65	100	$\text{m}\Omega$
		$V_{IS} = 10\text{ V}; V_{IS} = 5\text{ V}$	-	85	125	$\text{m}\Omega$

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ t_{dsc}	Short circuit load protection¹ Overload threshold energy Response time	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.2	-	J
		$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V}; \text{from } I_D \geq 0.5\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

¹ The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

² The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

PowerMOS transistor TOPFET

BUK108-50GS

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 10\text{ V};$ normal operation	-	0.4	1.0	mA
V_{ISR}	Protection reset voltage ¹		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 10\text{ V};$ protection latched	1.0	2.5	5.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	k Ω

TRANSFER CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{is}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 7.5\text{ A } t_p \leq 300\text{ }\mu\text{s};$ $\delta \leq 0.01$	5	9	-	S
$I_{D(SC)}$	Drain current ²	$V_{DS} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	40	-	A

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_I = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	1	-	μs
t_r	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	4	-	μs
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	10	-	μs
t_f	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	5	-	μs
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	1	-	μs
t_r	Rise time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	μs
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	15	-	μs
t_f	Fall time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}; V_{IS} = 0\text{ V}$	-	15	A

1 The input voltage below which the overload protection circuits will be reset.

2 During overload before short circuit load protection operates.

PowerMOS transistor
TOPFET

BUK108-50GS





REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^\circ\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 15\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ¹	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead solering point to source bond pad	-	7.5	-	nH



¹ The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
TOPFET

BUK108-50GS



**PowerMOS transistor
TOPFET**

BUK108-50GS




Fig. 12. Typical overload protection characteristics.
 $t_{dsc} = f(P_{DS})$; conditions: $V_{IS} \geq 5 \text{ V}$; $T_j = 25 \text{ }^\circ\text{C}$.




Fig. 15. Typical clamping characteristics, 25 °C.
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0 \text{ V}$; $t_p \leq 50 \mu\text{s}$




Fig. 13. Normalised limiting overload dissipation.
 $P_{DSM}\% = 100 \cdot P_{DSM} / P_{DSM}(25 \text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 16. Input threshold voltage.
 $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = 5 \text{ V}$




Fig. 14. Typical overload protection characteristics.
 Conditions: $V_{DD} = 13 \text{ V}$; $V_{IS} = 10 \text{ V}$; SC load = $30 \text{ m}\Omega$




Fig. 17. Typical DC input characteristics, $T_j = 25 \text{ }^\circ\text{C}$.
 $I_{IS} = f(V_{IS})$; normal operation

PowerMOS transistor
TOPFET

BUK108-50GS




Fig.18. Typical DC input characteristics, $T_j = 25^\circ\text{C}$.
 $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig.21. Typical switching waveforms, resistive load.
 $V_{DD} = 13\text{ V}$; $R_L = 4\ \Omega$; $R_I = 50\ \Omega$, $T_j = 25^\circ\text{C}$.




Fig.19. Typical reverse diode current, $T_j = 25^\circ\text{C}$.
 $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\ \mu\text{s}$




Fig.22. Typical switching waveforms, resistive load.
 $V_{DD} = 13\text{ V}$; $R_L = 4\ \Omega$; $R_I = 50\ \Omega$, $T_j = 25^\circ\text{C}$.




Fig.20. Test circuit for resistive load switching times.










Fig.23. Test circuit for inductive load switching times.



PowerMOS transistor
TOPFET

BUK108-50GS



PowerMOS transistor
TOPFET

BUK108-50GS



PowerMOS transistor Logic level TOPFET

BUK109-50DL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	26	A
P_D	Total power dissipation	75	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	60	mΩ
I_{ISL}	Input supply current $V_{IS} = 5 V$	650	μA

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOFET

BUK109-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	26	A
I_D	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 5\text{ V}$	-	16	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	100	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	75	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	Short circuit load protection⁴				
$V_{DDP(P)}$	Protected drain source supply voltage ⁵	$V_{IS} = 5\text{ V}$	-	20	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	1.3	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	26	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 26\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	625	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95\text{ °C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	40	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ The input voltage for which the overload protection circuits are functional.

⁴ For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

⁵ The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than $V_{DDP(P)}$ maximum.

PowerMOS transistor

Logic level TOPFET

BUK109-50DL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th\ j-a}$	Thermal resistance Junction to ambient	minimum footprint FR4 PCB (see fig. 23)	-	50	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ¹	$V_{IS} = 5\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	45	60	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ² Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.4	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current ³	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	45	-	A
$I_{DM(SC)}$	Peak drain current ⁴	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	105	-	A
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

TRANSFER CHARACTERISTIC

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{IS}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	10	16	-	S

1 Continuous input voltage. The specified pulse width is for the drain current.

2 Refer to OVERLOAD PROTECTION LIMITING VALUES.

3 Continuous drain-source supply voltage. Pulsed input voltage.

4 Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance Cgd).

5 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

PowerMOS transistor

Logic level TOPFET

BUK109-50DL

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
$V_{IS(To)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V	
I_{IS}	Input supply current	normal operation;	$V_{IS} = 5\text{ V}$ 100	200	350	μA	
V_{ISR}	Protection reset voltage ¹	$T_j = 25\text{ }^{\circ}\text{C}$ $T_j = 150\text{ }^{\circ}\text{C}$	$V_{IS} = 4\text{ V}$ 2.0	160	270	μA V	
I_{ISL}	Input supply current	protection latched;	$V_{IS} = 5\text{ V}$ $V_{IS} = 3.5\text{ V}$	-	330	650	μA μA
$V_{(BR)IS}$	Input breakdown voltage	$I_I = 10\text{ mA}$	6	-	-	V	
R_{IG}	Input series resistance to gate of power MOSFET	$T_j = 25\text{ }^{\circ}\text{C}$ $T_j = 150\text{ }^{\circ}\text{C}$	-	33	-	k Ω k Ω	

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_I = 50\ \Omega$. Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	17	-	μs
t_r	Rise time	resistive load $R_L = 2.1\ \Omega$	-	75	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	60	-	μs
t_f	Fall time	resistive load $R_L = 2.1\ \Omega$	-	70	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	26	A

REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDO}	Forward voltage	$I_S = 26\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\ \mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

¹ The input voltage below which the overload protection circuits will be reset.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOFFET

BUK109-50DL



PowerMOS transistor
Logic level TOPFET

BUK109-50DL




Fig.8. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 13\text{ A}$; $V_{IS} = 5\text{ V}$




Fig.11. Typical overload protection characteristics.
Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = $30\text{ m}\Omega$




Fig.9. Typical overload protection characteristics.
 $t_{d\text{ sc}} = f(P_{DS})$; conditions: $V_{IS} \geq 4\text{ V}$; $T_j = 25\text{ }^\circ\text{C}$.




Fig.12. Typical clamping characteristics, 25 °C.
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig.10. Normalised limiting overload dissipation.
 $P_{DSM}\% = 100 \cdot P_{DSM}/P_{DSM}(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig.13. Input threshold voltage.
 $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$

PowerMOS transistor
Logic level TOPFET

BUK109-50DL




Fig. 14. Typical DC input characteristics, $T_j = 25^\circ\text{C}$. I_{ISL} & $I_{IS} = f(V_{IS})$; protection latched & normal operation




Fig. 17. Typical switching waveforms, resistive load. $V_{DD} = 13\text{ V}$; $R_L = 2.1\ \Omega$; $R_I = 50\ \Omega$, $T_j = 25^\circ\text{C}$.




Fig. 15. Typical reverse diode current, $T_j = 25^\circ\text{C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$




Fig. 18. Normalised clamping energy rating. $E_{DSM}\% = f(T_{mb})$; conditions: $I_D = 26\text{ A}$; $V_{IS} = 5\text{ V}$




Fig. 16. Test circuit for resistive load switching times.






Fig. 19. Clamping energy test circuit, $R_{IS} = 50\ \Omega$. $E_{DSM} = 0.5 \cdot L I_D^2 \cdot V_{(CL)DSS} / (V_{(CL)DSS} - V_{DD})$

PowerMOS transistor
Logic level TOPFET

BUK109-50DL



PowerMOS transistor Logic level TOPFET

BUK109-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

- General controller for driving
- lamps
 - motors
 - solenoids
 - heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	26	A
P_D	Total power dissipation	75	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 5\text{ V}$	60	mΩ

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK109-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	26	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	16	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	100	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ¹	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ²	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ³	$V_{IS} = 5 \text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	1.3	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	26	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 26 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	625	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 8 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	40	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

2 The input voltage for which the overload protection circuits are functional.

3 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor

Logic level TOPFET

BUK109-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance					
$R_{th\ j-mb}$	Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB (see fig. 32)	-	50	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\ \mu\text{s};$ $\delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\ \mu\text{s};$ $\delta \leq 0.01$	-	45	60	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection¹ Overload threshold energy Response time	$T_{mb} = 25\text{ °C}; L \leq 10\ \mu\text{H}$	-	0.4	-	J
$t_{d\ sc}$		$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V};$ from $I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 5\text{ V};$ normal operation	-	0.2	0.35	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ °C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 5\text{ V};$ protection latched	0.5	1.2	2.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	7	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	k Ω

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

**PowerMOS transistor
Logic level TOPFET**

BUK109-50GL

TRANSFER CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 13\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	10	16	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	40	-	A

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	2.5	-	μs
t_r	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	15	-	μs
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	10	-	μs
t_f	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	7	-	μs
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 10\text{ V}$; $V_{IS} = 5\text{ V}$	-	2	-	μs
t_r	Rise time	inductive load $I_{DM} = 6\text{ A}$	-	4	-	μs
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 10\text{ V}$; $V_{IS} = 0\text{ V}$	-	15	-	μs
t_f	Fall time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$	-	26	A

REVERSE DIODE CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 26\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
Logic level TOPFET

BUK109-50GL









PowerMOS transistor
Logic level TOPFET

BUK109-50GL









PowerMOS transistor
Logic level TOPFET

BUK109-50GL








PowerMOS transistor
Logic level TOPFET

BUK109-50GL



PowerMOS transistor
Logic level TOPFET

BUK109-50GL



PowerMOS transistor TOPFET

BUK109-50GS

DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	29	A
P_D	Total power dissipation	75	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	50	mΩ
	$V_{IS} = 10\text{ V}$		


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET

BUK109-50GS

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	29	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	18	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	120	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	5	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 10 \text{ V}$	-	20	V
		$V_{IS} = 5 \text{ V}$	-	35	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	1.3	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	29	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 27 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	625	mJ
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 8 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	40	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor
TOPFET

BUK109-50GS

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB (see fig. 33)	-	50	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 13\text{ A}; V_{IS} = 10\text{ V}$	-	35	50	$\text{m}\Omega$
		$t_p \leq 300\ \mu\text{s}; \delta \leq 0.01; V_{IS} = 5\text{ V}$	-	45	60	$\text{m}\Omega$

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ¹	$T_{mb} = 25\text{ °C}; L \leq 10\ \mu\text{H}$	-	0.4	-	J
	Overload threshold energy	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	-	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	°C

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

PowerMOS transistor TOFET

BUK109-50GS

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 10\text{ V};$ normal operation	-	0.4	1.0	mA
V_{ISR}	Protection reset voltage ¹		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 10\text{ V};$ protection latched	1.0	2.5	4.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	4	-	k Ω

TRANSFER CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	10	16	-	S
$I_{D(SC)}$	Drain current ²	$V_{DS} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	80	-	A

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_I = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	1.5	-	μs
t_r	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	6	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	18	-	μs
t_f	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	9	-	μs
t_{don}	Turn-on delay time	$V_{DD} = 10\text{ V}; V_{IS} = 10\text{ V}$	-	2	-	μs
t_r	Rise time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	μs
t_{doff}	Turn-off delay time	$V_{DD} = 10\text{ V}; V_{IS} = 0\text{ V}$	-	22	-	μs
t_f	Fall time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}; V_{IS} = 0\text{ V}$	-	29	A

1 The input voltage below which the overload protection circuits will be reset.

2 During overload before short circuit load protection operates.

PowerMOS transistor
TOPFET

BUK109-50GS





REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 29\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ¹	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH



¹ The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
TOPFET

BUK109-50GS



PowerMOS transistor
TOFET

BUK109-50GS



PowerMOS transistor
TOPFET

BUK109-50GS




Fig. 18. Typical DC input characteristics, $T_j = 25^\circ\text{C}$.
 $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 21. Typical switching waveforms, resistive load.
 $V_{DD} = 13\text{ V}$; $R_L = 2.1\ \Omega$; $R_i = 50\ \Omega$, $T_j = 25^\circ\text{C}$.




Fig. 19. Typical reverse diode current, $T_j = 25^\circ\text{C}$.
 $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\ \mu\text{s}$




Fig. 22. Typical switching waveforms, resistive load.
 $V_{DD} = 13\text{ V}$; $R_L = 2.1\ \Omega$; $R_i = 50\ \Omega$, $T_j = 25^\circ\text{C}$.




Fig. 20. Test circuit for resistive load switching times.




Fig. 23. Test circuit for inductive load switching times.

PowerMOS transistor
TOPFET

BUK109-50GS




Fig.24. Typical switching waveforms, inductive load.
 $V_{DD} = 10 \text{ V}$; $I_D = 6 \text{ A}$; $R_I = 50 \Omega$; $T_j = 25 \text{ }^\circ\text{C}$.




Fig.27. Clamping energy test circuit, $R_{IS} = 50 \Omega$.
 $E_{DSM} = 0.5 \cdot L I_D^2 \cdot V_{(CL)DSS} / (V_{(CL)DSS} - V_{DD})$




Fig.25. Typical switching waveforms, inductive load.
 $V_{DD} = 10 \text{ V}$; $I_D = 6 \text{ A}$; $R_I = 50 \Omega$; $T_j = 25 \text{ }^\circ\text{C}$.




Fig.28. Typical off-state leakage current.
 $I_{DSS} = f(T_j)$; Conditions: $V_{DS} = 40 \text{ V}$; $I_{IS} = 0 \text{ V}$.




Fig.26. Normalised limiting clamping energy.
 $E_{DSM}\% = f(T_{mb})$; conditions: $I_D = 27 \text{ A}$; $V_{IS} = 10 \text{ V}$






Fig.29. Normalised input current (normal operation).
 $I_{IS}/I_{IS25 \text{ }^\circ\text{C}} = f(T_j)$; $V_{IS} = 10 \text{ V}$

PowerMOS transistor
TOPFET

BUK109-50GS



PowerMOS transistor Logic level TOPFET

BUK110-50DL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	45	A
P_D	Total power dissipation	125	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	35	mΩ
I_{ISL}	Input supply current $V_{IS} = 5\text{ V}$	650	μA


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK110-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	45	A
I_D	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 5\text{ V}$	-	28	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 5\text{ V}$	-	180	A
P_D	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	Short circuit load protection⁴				
$V_{DDP(P)}$	Protected drain source supply voltage ⁵	$V_{IS} = 5\text{ V}$	-	16	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	2.1	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	45	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 25\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	1	J
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 85\text{ °C}; I_{DM} = 16\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	80	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

5 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than $V_{DDP(P)}$ maximum.

PowerMOS transistor

Logic level TOPFET

BUK110-50DL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB	-	50	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 4\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 125\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ¹	$V_{IS} = 5\text{ V}; I_{DM} = 25\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	30	35	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection ² Overload threshold energy	$T_{mb} = 25\text{ °C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	1.1	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current ³	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	75	-	A
$I_{DM(SC)}$	Peak drain current ⁴	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	200	-	A
$T_{J(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 2\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

TRANSFER CHARACTERISTIC

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 25\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	17	28	-	S

1 Continuous input voltage. The specified pulse width is for the drain current.

2 Refer to OVERLOAD PROTECTION LIMITING VALUES.

3 Continuous drain-source supply voltage. Pulsed input voltage.

4 Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance C_{gd}).

5 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

PowerMOS transistor

Logic level TOPFET

BUK110-50DL

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	normal operation;				
		$V_{IS} = 5\text{ V}$	100	200	350	μA
		$V_{IS} = 4\text{ V}$	-	160	270	μA
V_{ISR}	Protection reset voltage ¹	$T_j = 25\text{ }^{\circ}\text{C}$	2.0	2.6	3.5	V
		$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	protection latched;				
		$V_{IS} = 5\text{ V}$	-	330	650	μA
		$V_{IS} = 3.5\text{ V}$	-	240	430	μA
$V_{(BR)IS}$	Input breakdown voltage	$I_l = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance to gate of power MOSFET					
		$T_j = 25\text{ }^{\circ}\text{C}$	-	33	-	k Ω
		$T_j = 150\text{ }^{\circ}\text{C}$	-	50	-	k Ω

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	30	-	μs
t_r	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	150	-	μs
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	120	-	μs
t_f	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	120	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	45	A

REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDO}	Forward voltage	$I_S = 45\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

¹ The input voltage below which the overload protection circuits will be reset.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOPFET

BUK110-50DL



PowerMOS transistor
Logic level TOFET

BUK110-50DL




Fig. 8. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ C} = f(T_j)$; $I_D = 25\text{ A}$; $V_{IS} = 5\text{ V}$




Fig. 11. Typical overload protection characteristics.
Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = $30\text{ m}\Omega$




Fig. 9. Typical overload protection characteristics.
 $t_{d\text{sc}} = f(P_{DS})$; conditions: $V_{IS} \geq 4\text{ V}$; $T_j = 25^\circ\text{C}$.




Fig. 12. Typical clamping characteristics, 25°C .
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 10. Normalised limiting overload dissipation.
 $P_{DSM}\% = 100 \cdot P_{DSM}/P_{DSM}(25^\circ\text{C}) = f(T_{mb})$




Fig. 13. Input threshold voltage.
 $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$

PowerMOS transistor
Logic level TOPFET

BUK110-50DL




Fig. 14. Typical DC input characteristics, $T_j = 25^\circ\text{C}$.
 I_{ISL} & $I_{IS} = f(V_{IS})$; protection latched & normal operation




Fig. 17. Typical switching waveforms, resistive load.
 $V_{DD} = 13\text{ V}$; $R_L = 1.1\ \Omega$; $R_I = 50\ \Omega$, $T_j = 25^\circ\text{C}$.




Fig. 15. Typical reverse diode current, $T_j = 25^\circ\text{C}$.
 $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\ \mu\text{s}$




Fig. 18. Normalised limiting clamping energy.
 $E_{DSM}\% = f(T_{mb})$; conditions: $I_D = 25\text{ A}$; $V_{IS} = 10\text{ V}$




Fig. 16. Test circuit for resistive load switching times.






Fig. 19. Clamping energy test circuit, $R_{IS} = 50\ \Omega$.
 $E_{DSM} = 0.5 \cdot L I_D^2 \cdot V_{(CL)DSS} / (V_{(CL)DSS} - V_{DD})$

PowerMOS transistor
Logic level TOPFET

BUK110-50DL



PowerMOS transistor Logic level TOPFET

BUK110-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	45	A
P_D	Total power dissipation	125	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 5\text{ V}$	35	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK110-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0$ V	-	50	V
V_{IS}	Continuous input voltage	-	0	6	V
I_D	Continuous drain current	$T_{mb} \leq 25$ °C; $V_{IS} = 5$ V	-	45	A
I_D	Continuous drain current	$T_{mb} \leq 100$ °C; $V_{IS} = 5$ V	-	28	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25$ °C; $V_{IS} = 5$ V	-	180	A
P_D	Total power dissipation	$T_{mb} \leq 25$ °C	-	125	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	250	°C

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5$ V	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 5$ V	-	24	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25$ °C	-	2.1	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0$ V	-	45	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25$ °C; $I_{DM} = 25$ A; $V_{DD} \leq 25$ V; inductive load	-	1	J
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 85$ °C; $I_{DM} = 16$ A; $V_{DD} \leq 20$ V; $f = 250$ Hz	-	80	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250$ pF; $R = 1.5$ k Ω	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor

Logic level TOPFET

BUK110-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB	-	50	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 4\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25\text{ A}; V_{IS} = 5\text{ V}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	30	35	m Ω

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection¹ Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	1.1	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{J(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 2\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_J = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	2	3.8	10	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	-	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	1.5	-	k Ω

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor
Logic level TOPFET

BUK110-50GL

TRANSFER CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 25\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	17	28	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	60	-	A

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	2	-	μs
t_r	Rise time	resistive load $R_L = 1.1\text{ }\Omega$	-	8	-	μs
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	8	-	μs
t_f	Fall time	resistive load $R_L = 1.1\text{ }\Omega$	-	8	-	μs
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$	-	3.7	-	μs
t_r	Rise time	inductive load $I_{DM} = 11\text{ A}$	-	3.7	-	μs
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	13	-	μs
t_f	Fall time	inductive load $I_{DM} = 11\text{ A}$	-	1.4	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_s	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	50	A

REVERSE DIODE CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_s = 50\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor
Logic level TOPFET

BUK110-50GL



PowerMOS transistor
Logic level TOPFET

BUK110-50GL




Fig.8. Typical on-state resistance, $T_j = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{IS} ; $t_p = 250 \mu\text{s}$




Fig.11. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_J)$; $I_D = 25 \text{ A}$; $V_{IS} = 5 \text{ V}$




Fig.9. Typical transfer characteristics, $T_j = 25^\circ\text{C}$.
 $I_D = f(V_{IS})$; conditions: $V_{DS} = 10 \text{ V}$; $t_p = 250 \mu\text{s}$




Fig.12. Typical overload protection characteristics.
 $t_{dsc} = f(P_{DS})$; conditions: $V_{IS} \geq 4 \text{ V}$; $T_j = 25^\circ\text{C}$.




Fig.10. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 10 \text{ V}$; $t_p = 250 \mu\text{s}$




Fig.13. Normalised limiting overload dissipation.
 $P_{DSM}\% = 100 \cdot P_{DSM}/P_{DSM}(25^\circ\text{C}) = f(T_{mb})$

PowerMOS transistor
Logic level TOPFET

BUK110-50GL




Fig. 14. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{IS} = 5\text{ V}$; SC load = $30\text{ m}\Omega$




Fig. 17. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{IS} = f(V_{IS})$; normal operation




Fig. 15. Typical clamping characteristics, $25\text{ }^\circ\text{C}$. $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_{ISL} = f(V_{IS})$; overload protection operated $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage. $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current, $T_j = 25\text{ }^\circ\text{C}$. $I_S = f(V_{SDS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p = 250\text{ }\mu\text{s}$






PowerMOS transistor
Logic level TOPFET

BUK110-50GL



PowerMOS transistor
Logic level TOPFET

BUK110-50GL



**PowerMOS transistor
TOPFET**

BUK110-50GS

DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic surface mount envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	50	A
P_D	Total power dissipation	125	W
T_J	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	28	mΩ
	$V_{IS} = 10\text{ V}$		


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT404

PIN	DESCRIPTION
1	input
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOFPET

BUK110-50GS

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	50	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	31	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	200	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Continuous junction temperature ²	normal operation	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOFPET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	5	-	V
	Over temperature protection				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10 \text{ V}$	-	50	V
	Short circuit load protection				
$V_{DDP(P)}$	Protected drain source supply voltage ⁴	$V_{IS} = 10 \text{ V}$	-	16	V
		$V_{IS} = 5 \text{ V}$	-	24	V
P_{DSM}	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.1	kW

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DROM}	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	50	A
E_{DSM}	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 25 \text{ A};$ $V_{DD} \leq 25 \text{ V};$ inductive load	-	1	J
E_{DRM}	Repetitive clamping energy	$T_{mb} \leq 85 \text{ }^\circ\text{C}; I_{DM} = 16 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	80	mJ

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold $T_{j(OT)}$ the over temperature trip operates to protect the switch.

³ The input voltage for which the overload protection circuits are functional.

⁴ The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor TOPFET

BUK110-50GS

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Thermal resistance						
$R_{th\ j-mb}$	Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	minimum footprint FR4 PCB	-	50	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 4\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	22	28	$\text{m}\Omega$
		$V_{IS} = 10\text{ V}; V_{IS} = 5\text{ V}$	-	30	35	$\text{m}\Omega$

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{d\ sc}$	Short circuit load protection¹ Overload threshold energy Response time	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	1.1	-	J
		$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V}; \text{ from } I_D \geq 2\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{IS}	Input supply current	$V_{IS} = 10\text{ V}; \text{ normal operation}$	-	0.4	1.0	mA
V_{ISR}	Protection reset voltage ³		2.0	2.6	3.5	V
V_{ISR}	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
I_{ISL}	Input supply current	$V_{IS} = 10\text{ V}; \text{ protection latched}$	2	6	20	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	1.5	-	k Ω

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSR} maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor TOFFET

BUK110-50GS

TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\text{ V}$; $I_{DM} = 25\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	17	28	-	S
$I_{D(SC)}$	Drain current ¹	$V_{DS} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	150	-	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$. $R_l = 50\text{ }\Omega$. Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	1.5	-	μs
t_r	Rise time	resistive load $R_L = 1.1\text{ }\Omega$	-	5.5	-	μs
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	13	-	μs
t_f	Fall time	resistive load $R_L = 1.1\text{ }\Omega$	-	9	-	μs
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	1.5	-	μs
t_r	Rise time	inductive load $I_{DM} = 11\text{ A}$	-	1.3	-	μs
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$; $V_{IS} = 0\text{ V}$	-	18	-	μs
t_f	Fall time	inductive load $I_{DM} = 11\text{ A}$	-	1.4	-	μs

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$; $V_{IS} = 0\text{ V}$	-	50	A

REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 50\text{ A}$; $V_{IS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ²	-	-	-	-

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
L_d	Internal drain inductance	Measured from upper edge of tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

¹ During overload before short circuit load protection operates.

² The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor
TOPFET

BUK110-50GS









PowerMOS transistor
TOFFET

BUK110-50GS









PowerMOS transistor
TOPFET

BUK110-50GS









PowerMOS transistor
TOPFET

BUK110-50GS



PowerMOS transistor
TOFET

BUK110-50GS



Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic SMD envelope, intended as a low side switch for automotive applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	12	A
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	93	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
V_{PS}	Protection supply voltage	5	V

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Low operating supply current
- Overtemperature protection
- Overload protection against short circuit load with drain current limiting
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- Off-state detection of open circuit load indicated by flag pin
- 5 V logic compatible input level
- Integral input resistors.
- ESD protection on all pins
- Over voltage clamping


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT426

PIN	DESCRIPTION
1	input
2	flag
3	(connected to mb)
4	protection supply
5	source
mb	drain

PIN CONFIGURATION



SYMBOL



Logic level TOPFET

SMD version of BUK112-50GL

BUK111-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous voltage Drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
I_D	Continuous currents Drain current	$V_{PS} = 5 \text{ V}; T_{mb} = 25 \text{ }^\circ\text{C}$	-	self - limited 12	A
I_I	Input current	$V_{PS} = 0 \text{ V}; T_{mb} = 94 \text{ }^\circ\text{C}$	-	5	A
I_F	Flag current	-	-5	5	mA
I_P	Protection supply current	-	-5	5	mA
P_{tot}	Thermal Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	52	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_J	Junction temperature ²	continuous	-	150	$^\circ\text{C}$
T_{solt}	Lead temperature	during soldering	-	260	$^\circ\text{C}$

ESD LIMITING VALUES

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{C1}	Electrostatic discharge capacitor voltages Drain to source	Human body model; $C = 100 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	4.5	kV
V_{C2}	Input, flag or protection to source		-	2	kV

OVERLOAD PROTECTION LIMITING VALUE

With the protection supply connected, TOPFET can protect itself from two types of overload - short circuit load and overtemperature.

For overload conditions an n-MOS transistor turns on between the gate and source to quickly discharge the power MOSFET gate capacitance.

The drain current is limited to reduce dissipation in case of short circuit load. Refer to OVERLOAD CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{PSP}	Protection supply voltage ³	for valid protection	4.5	-	V

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{DSM}	Non-repetitive clamping energy	$I_{DM} = 6 \text{ A}; T_{mb} = 25 \text{ }^\circ\text{C}$	-	200	mJ
E_{DRM}	Repetitive clamping energy	$I_{DM} = 3.1 \text{ A}; V_{DD} \leq 20 \text{ V}; T_{mb} \leq 120 \text{ }^\circ\text{C}; f = 250 \text{ Hz}$	-	20	mJ

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_J is allowed as an overload condition but at the threshold $T_{J(OT)}$ the over temperature trip operates to protect the switch.

³ The minimum supply voltage required for correct operation of the overload protection circuits.

Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$ $R_{th\ j-a}$	Thermal resistance					
	Junction to mounting base	-	-	-	2.38	K/W
	Junction to ambient	minimum footprint FR4 PCB	-	50	-	K/W

OUTPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{PS} = 0\text{ V}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Off-state					
	Drain-source clamping voltage	$I_D = 10\text{ mA}$; $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$ $I_{DM} = 0.75\text{ A}$; $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	50	-	70	V
I_{DSS}	Drain-source leakage current ¹	$V_{IS} = 0\text{ V}$; $V_{DS} = 13\text{ V}$	-	0.5	10	μA
		$V_{DS} = 50\text{ V}$	-	1	20	μA
		$T_{mb} = 125^{\circ}\text{C}$; $V_{DS} = 40\text{ V}$	-	10	100	μA
$R_{DS(ON)}$	On-state					
	Drain-source on-resistance	$t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$ $I_{DM} = 6\text{ A}$; $V_{IS} = 4.4\text{ V}$; $V_{PS} = 4.5\text{ V}$ $T_{mb} = 150^{\circ}\text{C}$	-	70	93	m Ω
			-	135	165	m Ω

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Normal operation					
	Input threshold voltage	$V_{DS} = 13\text{ V}$; $V_{PS} = 0\text{ V}$; $I_D = 1\text{ mA}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	1 0.5	1.5 -	2 2.5	V V
I_{IS}	Input current	$V_{IS} = 5\text{ V}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	200	350	500	μA
$V_{(CL)IS}$	Input clamping voltage	$I_I = 1.5\text{ mA}$	6	7.1	-	V
R_{IG}	Internal series resistance	to gate of power MOSFET	-	1.5	-	k Ω
I_{ISL}	Overload protection latched					
	Input current	$V_{PS} = 5\text{ V}$; $V_{IS} = 5\text{ V}$	1.5	3.2	4	mA

REVERSE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{DS}$	Reverse drain voltage ²	$-I_D = 6\text{ A}$	-	0.8	-	V
$-V_{IS}$	Reverse input voltage	$-I_I = 5\text{ mA}$	-	0.7	-	V
$-V_{PS}$	Reverse protection pin voltage	$-I_P = 5\text{ mA}$	-	0.7	-	V
$-V_{FS}$	Reverse flag voltage	$-I_F = 5\text{ mA}$	-	0.7	-	V

¹ The drain current required for open circuit load detection is switched off when there is no protection supply, in order to ensure a low off-state quiescent current. Refer to OPEN CIRCUIT LOAD DETECTION CHARACTERISTICS.

² Protection functions are disabled during reverse conduction.

Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL

PROTECTION SUPPLY CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{PS} , I_{PSL}	Normal operation or protection latched Supply current	$V_{PS} = 4.5\text{ V}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	330	400	μA
			-	-	450	
$V_{(CL)PS}$	Clamping voltage	$I_P = 1.5\text{ mA}$	6	7.1	-	V
V_{PSR}	Overload protection latched Reset voltage	$-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	2.1	-	V
			1.5	-	3	V
t_{pr}	Reset time	$V_{PS} = 0\text{ V}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	25	-	μs
			-	-	150	μs

OPEN CIRCUIT LOAD DETECTION CHARACTERISTICS

An open circuit load condition can be detected while the TOPFET is in the off-state.

 $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$; $V_{PS} = 5\text{ V}$; $V_{DS} = 13\text{ V}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DSP}	Off-state drain current ¹	$V_{IS} = 0\text{ V}$	0.5	1.4	2	mA
I_{DSF}	Off-state drain threshold current	$V_{IS} = 0\text{ V}$; $I_F = 100\text{ }\mu\text{A}$	0.4	1.1	-	mA
V_{ISF}	Input threshold voltage ²	$I_F = 100\text{ }\mu\text{A}$; $I_D = 100\text{ }\mu\text{A}$; $T_{mb} = 25\text{ }^{\circ}\text{C}$	-	1.2	-	V

TRUTH TABLE

For normal, open-circuit load and overload conditions or inadequate protection supply voltage.

CONDITION	PROTECTION	INPUT	FLAG	OUTPUT
Normal on-state	1	1	0	1
Normal off-state	1	0	0	0
Open circuit load	1	1	0	1
Open circuit load	1	0	1	0
Short circuit load	1	1	1	0
Over temperature	1	X	1	0
Low protection supply voltage	0	1	1	1
Low protection supply voltage	0	0	1	0

For protection '0' equals low, '1' equals high.
 For input '0' equals low, '1' equals high, 'X' equals don't care.
 For flag '0' equals low, '1' equals open or high.
 For output switch '0' equals off, '1' equals on.

1 The drain source current which flows when the protection supply is high and the input is low.

 2 For open circuit load indication, V_{IS} must be less than V_{ISF} .

Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL

OVERLOAD CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{PS} = 5\text{ V}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_D $P_{D(TO)}$ E_{DSC} I_{DM}	Short circuit load protection	$V_{IS} = 5\text{ V}$				
	Drain current limiting	$V_{DS} = 13\text{ V}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	12	24	36	A
	Overload power threshold ¹	for protection to operate	-	100	-	W
	Characteristic energy	which determines trip time ²	-	200	-	mJ
	Peak drain current ³	$V_{DD} = 13\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	45	-	A
$T_{j(TO)}$	Overtemperature protection					
	Threshold temperature	$I_D \geq 1\text{ A}$	150	185	215	$^{\circ}\text{C}$

FLAG CHARACTERISTICS

The flag is an open drain transistor which requires an external pull-up circuit.

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{FSF}	Flag 'low' Flag voltage	normal operation; $V_{PS} = 5\text{ V}$	-	0.7	-	V
		$I_F = 100\text{ }\mu\text{A}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	-	0.9	V
I_{FSF}	Flag saturation current	$V_{FS} = 5\text{ V}$	-	10	-	mA
I_{FSO}	Flag 'high' Flag leakage current	overload or fault	-	0.1	1	μA
		$V_{FS} = 5\text{ V}$ $T_{mb} = 150^{\circ}\text{C}$	-	1	10	μA
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 100\text{ }\mu\text{A}$	6	6.9	-	V
V_{PSF}	Protection supply threshold voltage ⁴	$I_F = 100\text{ }\mu\text{A}$; $V_{DS} = 5\text{ V}$	2.5	3	4	V
		$-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	2	-	4	V
R_F	Application information Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$	-	50	-	k Ω

1 Refer to figure 15.

 2 Trip time $t_{sc} \approx E_{DSC} / [P_D - P_{D(TO)}]$. Refer also to figure 15.

3 For short circuit load connected after turn-on.

 4 When V_{PS} is less than V_{PSF} the flag pin indicates low protection supply voltage. Refer to TRUTH TABLE.

Logic level TOPFET
SMD version of BUK112-50GL



BUK111-50GL

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$ t_r $t_{d\ off}$ t_f	Resistive load	$R_L = 4\ \Omega$; $I_D = 3\ \text{A}$				
	Turn-on delay time	$V_{IS}: 0\ \text{V} \Rightarrow 5\ \text{V}$	-	0.6	-	μs
	Rise time		-	2.8	-	μs
	Turn-off delay time	$V_{IS}: 5\ \text{V} \Rightarrow 0\ \text{V}$	-	3.5	-	μs
$t_{d\ on}$ t_r $t_{d\ off}$ t_f	Inductive load	$I_D = 3\ \text{A}$; $V_{DD} = 13\ \text{V}$; with freewheel diode				
	Turn-on delay time	$V_{IS}: 0\ \text{V} \Rightarrow 5\ \text{V}$	-	0.9	-	μs
	Rise time		-	1.2	-	μs
	Turn-off delay time	$V_{IS}: 5\ \text{V} \Rightarrow 0\ \text{V}$	-	6.7	-	μs
t_f	Fall time		-	0.6	-	μs







Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL



Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL



Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL




Fig. 12. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^{\circ}C} = f(T_j)$; $I_D = 6\text{ A}$; $V_{IS} \geq 4.4\text{ V}$




Fig. 15. Typical reciprocal overload trip time.
 $1/t_{dsc} = f(P_D)$; conditions: $V_{PS} = 5\text{ V}$, $T_{mb} = 25^{\circ}C$




Fig. 13. Typical transfer characteristics, $T_j = 25^{\circ}C$.
 $I_D = f(V_{IS})$; conditions: $V_{DS} = 10\text{ V}$; $t_p = 250\text{ }\mu\text{s}$




Fig. 16. Typical overload protection energy.
 $E_{SC(TO)} = f(T_{mb})$; $V_{DD} = 13\text{ V}$; $V_{PS} = 5\text{ V}$, $V_{IS} = 5\text{ V}$




Fig. 14. Typical output current limiting, $T_j = 25^{\circ}C$.
 $I_D = f(V_{PS})$; $t_p = 250\text{ }\mu\text{s}$; $V_{DS} = 10\text{ V}$; parameter V_{IS}










Fig. 17. Typical overtemperature protection threshold.
 $T_{j(TO)} = f(V_{PS})$; $V_{IS} = 5\text{ V}$; $I_D \geq 1\text{ A}$







Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL



Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL



Logic level TOFET
SMD version of BUK112-50GL

BUK111-50GL




Fig.30. Typical clamping characteristics, 25°C.
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 50\ \mu\text{s}$




Fig.33. Typical off-state characteristics, $T_J = 25^\circ\text{C}$.
 $I_D = f(V_{DS})$; $V_{IS} = 0\text{ V}$; parameter V_{PS}




Fig.31. Normalised limiting clamping energy.
 $E_{DSM}\% = f(T_{mb})$; conditions: $I_D = 6\text{ A}$




Fig.34. Typical open circuit load detect currents.
 $I_{DSP} \& I_{DSF} = f(V_{PS})$; $V_{IS} = 0\text{ V}$; $V_{DS} \geq 5\text{ V}$; $T_J = 25^\circ\text{C}$




Fig.32. Clamping energy test circuit.
 $E_{DSM} = 0.5 \cdot L I_D^2 \cdot V_{(CL)DSS} / (V_{(CL)DSS} - V_{DD})$








Fig.35. Typical open circuit load detect currents.
 $I_{DSP} \& I_{DSF} = f(T_J)$; $V_{PS} = 5\text{ V}$; $V_{IS} = 0\text{ V}$

Logic level TOPFET
SMD version of BUK112-50GL

BUK111-50GL



APPLICATION INFORMATION




Fig. 40. Possible fault diagnosis procedure.

PowerMOS transistor Logic level TOPFET

BUK112-50GL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic envelope, intended as a low side switch for automotive applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	12	A
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	93	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
V_{PS}	Protection supply voltage	5	V

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Low operating supply current
- Overtemperature protection
- Overload protection against short circuit load with drain current limiting
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- Off-state detection of open circuit load indicated by flag pin
- 5 V logic compatible input level
- Integral input resistors.
- ESD protection on all pins
- Over voltage clamping


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	input
2	flag
3	drain
4	protection supply
5	source
tab	drain

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK112-50GL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous voltage Drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
I_D	Continuous currents Drain current	$V_{PS} = 5 \text{ V}; T_{mb} = 25 \text{ }^\circ\text{C}$	-	self - limited	A
I_i	Input current	$V_{PS} = 0 \text{ V}; T_{mb} = 94 \text{ }^\circ\text{C}$	-	12	A
I_F	Flag current	-	-5	5	mA
I_P	Protection supply current	-	-5	5	mA
P_{tot}	Thermal Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	52	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Junction temperature ²	continuous	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	260	$^\circ\text{C}$

ESD LIMITING VALUES

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
	Electrostatic discharge capacitor voltages	Human body model; $C = 100 \text{ pF}; R = 1.5 \text{ k}\Omega$			
V_{C1}	Drain to source		-	4.5	kV
V_{C2}	Input, flag or protection to source		-	2	kV

OVERLOAD PROTECTION LIMITING VALUE

With the protection supply connected, TOPFET can protect itself from two types of overload - short circuit load and overtemperature.

For overload conditions an n-MOS transistor turns on between the gate and source to quickly discharge the power MOSFET gate capacitance.

The drain current is limited to reduce dissipation in case of short circuit load. Refer to OVERLOAD CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{PSP}	Protection supply voltage ³	for valid protection	4.5	-	V

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{DSM}	Non-repetitive clamping energy	$I_{DM} = 6 \text{ A}; T_{mb} = 25 \text{ }^\circ\text{C}$	-	200	mJ
E_{DRM}	Repetitive clamping energy	$I_{DM} = 3.1 \text{ A}; V_{DD} \leq 20 \text{ V}; T_{mb} \leq 120 \text{ }^\circ\text{C}; f = 250 \text{ Hz}$	-	20	mJ

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ The minimum supply voltage required for correct operation of the overload protection circuits.

**PowerMOS transistor
Logic level TOPFET**

BUK112-50GL

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-mb)}$	Thermal resistance Junction to mounting base	-	-	-	2.38	K/W
$R_{th(j-a)}$	Junction to ambient	in free air	-	60	-	K/W

OUTPUT CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{PS} = 0\text{ V}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Off-state Drain-source clamping voltage	$I_D = 10\text{ mA}$; $-40\text{ }^{\circ}\text{C} \leq T_{mb} \leq 150\text{ }^{\circ}\text{C}$	50	-	70	V
		$I_{DM} = 0.75\text{ A}$; $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	50	60	70	V
I_{DSS}	Drain-source leakage current ¹	$V_{IS} = 0\text{ V}$;	-	0.5	10	μA
		$V_{DS} = 13\text{ V}$	-	1	20	μA
		$T_{mb} = 125\text{ }^{\circ}\text{C}$; $V_{DS} = 50\text{ V}$ $V_{DS} = 40\text{ V}$	-	10	100	μA
$R_{DS(ON)}$	On-state Drain-source on-resistance	$t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	-	70	93	m Ω
		$I_{DM} = 6\text{ A}$; $V_{IS} = 4.4\text{ V}$; $V_{PS} = 4.5\text{ V}$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	-	135	165	m Ω

INPUT CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Normal operation Input threshold voltage	$V_{DS} = 13\text{ V}$; $V_{PS} = 0\text{ V}$; $I_D = 1\text{ mA}$	1	1.5	2	V
		$-40\text{ }^{\circ}\text{C} \leq T_{mb} \leq 150\text{ }^{\circ}\text{C}$	0.5	-	2.5	V
I_{IS}	Input current	$V_{IS} = 5\text{ V}$ $-40\text{ }^{\circ}\text{C} \leq T_{mb} \leq 150\text{ }^{\circ}\text{C}$	200	350	500	μA
$V_{(CL)IS}$	Input clamping voltage	$I_I = 1.5\text{ mA}$	6	7.1	-	V
R_{IG}	Internal series resistance	to gate of power MOSFET	-	1.5	-	k Ω
I_{ISL}	Overload protection latched Input current	$V_{PS} = 5\text{ V}$; $V_{IS} = 5\text{ V}$	1.5	3.2	4	mA

REVERSE CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{DS}$	Reverse drain voltage ²	$-I_D = 6\text{ A}$	-	0.8	-	V
$-V_{IS}$	Reverse input voltage	$-I_I = 5\text{ mA}$	-	0.7	-	V
$-V_{PS}$	Reverse protection pin voltage	$-I_P = 5\text{ mA}$	-	0.7	-	V
$-V_{FS}$	Reverse flag voltage	$-I_F = 5\text{ mA}$	-	0.7	-	V

1 The drain current required for open circuit load detection is switched off when there is no protection supply, in order to ensure a low off-state quiescent current. Refer to OPEN CIRCUIT LOAD DETECTION CHARACTERISTICS.

2 Protection functions are disabled during reverse conduction.

PowerMOS transistor

Logic level TOPFET

BUK112-50GL

PROTECTION SUPPLY CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{PS} , I_{PSL}	Normal operation or protection latched Supply current	$V_{PS} = 4.5\text{ V}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	330	400	μA
			-	-	450	μA
$V_{(CL)PS}$	Clamping voltage	$I_P = 1.5\text{ mA}$	6	7.1	-	V
V_{PSR}	Overload protection latched Reset voltage	$-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	2.1	-	V
			1.5	-	3	V
t_{pr}	Reset time	$V_{PS} = 0\text{ V}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	25	-	μs
			-	-	150	μs

OPEN CIRCUIT LOAD DETECTION CHARACTERISTICS

An open circuit load condition can be detected while the TOPFET is in the off-state.

 $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$; $V_{PS} = 5\text{ V}$; $V_{DS} = 13\text{ V}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DSP}	Off-state drain current ¹	$V_{IS} = 0\text{ V}$	0.5	1.4	2	mA
I_{DSF}	Off-state drain threshold current	$V_{IS} = 0\text{ V}$; $I_F = 100\text{ }\mu\text{A}$	0.4	1.1	-	mA
V_{ISF}	Input threshold voltage ²	$I_F = 100\text{ }\mu\text{A}$; $I_D = 100\text{ }\mu\text{A}$; $T_{mb} = 25\text{ }^{\circ}\text{C}$	-	1.2	-	V

TRUTH TABLE

For normal, open-circuit load and overload conditions or inadequate protection supply voltage.

CONDITION	PROTECTION	INPUT	FLAG	OUTPUT
Normal on-state	1	1	0	1
Normal off-state	1	0	0	0
Open circuit load	1	1	0	1
Open circuit load	1	0	1	0
Short circuit load	1	1	1	0
Over temperature	1	X	1	0
Low protection supply voltage	0	1	1	1
Low protection supply voltage	0	0	1	0

For protection '0' equals low, '1' equals high.
 For input '0' equals low, '1' equals high, 'X' equals don't care.
 For flag '0' equals low, '1' equals open or high.
 For output switch '0' equals off, '1' equals on.

1 The drain source current which flows when the protection supply is high and the input is low.

2 For open circuit load indication, V_{IS} must be less than V_{ISF} .

PowerMOS transistor
Logic level TOPFET
BUK112-50GL
OVERLOAD CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{PS} = 5\text{ V}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_D $P_{D(TO)}$ E_{DSC} I_{DM}	Short circuit load protection	$V_{IS} = 5\text{ V}$				
	Drain current limiting	$V_{DS} = 13\text{ V}$ $-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	12	24	36	A
	Overload power threshold ¹	for protection to operate	-	100	-	W
	Characteristic energy	which determines trip time ²	-	200	-	mJ
	Peak drain current ³	$V_{DD} = 13\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	45	-	A
$T_{J(TO)}$	Overtemperature protection					
	Threshold temperature	$I_D \geq 1\text{ A}$	150	185	215	$^{\circ}\text{C}$

FLAG CHARACTERISTICS

The flag is an open drain transistor which requires an external pull-up circuit.

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{FSF}	Flag 'low'	normal operation; $V_{PS} = 5\text{ V}$				
	Flag voltage	$I_F = 100\text{ }\mu\text{A}$	-	0.7	-	V
I_{FSF}	Flag saturation current	$-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	-	-	0.9	V
		$V_{FS} = 5\text{ V}$	-	10	-	mA
I_{FSO}	Flag 'high'	overload or fault				
$V_{(CL)FS}$	Flag clamping voltage	$V_{FS} = 5\text{ V}$	-	0.1	1	μA
		$T_{mb} = 150^{\circ}\text{C}$	-	1	10	μA
V_{PSF}	Protection supply threshold voltage ⁴	$I_F = 100\text{ }\mu\text{A}$	6	6.9	-	V
		$V_{DS} = 5\text{ V}$	2.5	3	4	V
R_F	Application information	$-40^{\circ}\text{C} \leq T_{mb} \leq 150^{\circ}\text{C}$	2	-	4	V
		Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$	-	50	-

1 Refer to figure 15.

2 Trip time $t_{tsc} \approx E_{DSC} / [P_D - P_{D(TO)}]$. Refer also to figure 15.

3 For short circuit load connected after turn-on.



4 When V_{PS} is less than V_{PSF} the flag pin indicates low protection supply voltage. Refer to TRUTH TABLE.

PowerMOS transistor
Logic level TOPFET
BUK112-50GL
SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Resistive load	$R_L = 4\ \Omega$; $I_D = 3\ \text{A}$				
$t_{d\ on}$	Turn-on delay time	$V_{IS}: 0\ \text{V} \Rightarrow 5\ \text{V}$	-	0.6	-	μs
t_r	Rise time		-	2.8	-	μs
$t_{d\ off}$	Turn-off delay time	$V_{IS}: 5\ \text{V} \Rightarrow 0\ \text{V}$	-	3.5	-	μs
t_f	Fall time		-	3.2	-	μs
	Inductive load	$I_D = 3\ \text{A}$; $V_{DD} = 13\ \text{V}$; with freewheel diode				
$t_{d\ on}$	Turn-on delay time	$V_{IS}: 0\ \text{V} \Rightarrow 5\ \text{V}$	-	0.9	-	μs
t_r	Rise time		-	1.2	-	μs
$t_{d\ off}$	Turn-off delay time	$V_{IS}: 5\ \text{V} \Rightarrow 0\ \text{V}$	-	6.7	-	μs
t_f	Fall time		-	0.6	-	μs







PowerMOS transistor
Logic level TOPFET

BUK112-50GL



PowerMOS transistor
Logic level TOPFET

BUK112-50GL



PowerMOS transistor
Logic level TOPFET

BUK112-50GL




Fig. 12. Normalised drain-source on-state resistance.
a = $R_{DS(ON)}/R_{DS(ON)25^{\circ}C} = f(T_j)$; $I_D = 6\text{ A}$; $V_{IS} \geq 4.4\text{ V}$




Fig. 15. Typical reciprocal overload trip time.
 $1/t_{dsc} = f(P_D)$; conditions: $V_{PS} = 5\text{ V}$, $T_{mb} = 25^{\circ}C$




Fig. 13. Typical transfer characteristics, $T_j = 25^{\circ}C$.
 $I_D = f(V_{IS})$; conditions: $V_{DS} = 10\text{ V}$; $t_p = 250\text{ }\mu\text{s}$




Fig. 16. Typical overload protection energy.
 $E_{SC(TO)} = f(T_{mb})$; $V_{DD} = 13\text{ V}$; $V_{PS} = 5\text{ V}$, $V_{IS} = 5\text{ V}$




Fig. 14. Typical output current limiting, $T_j = 25^{\circ}C$.
 $I_D = f(V_{PS})$; $t_p = 250\text{ }\mu\text{s}$; $V_{DS} = 10\text{ V}$; parameter V_{IS}










Fig. 17. Typical overtemperature protection threshold.
 $T_{j(TO)} = f(V_{PS})$; $V_{IS} = 5\text{ V}$; $I_D \geq 1\text{ A}$







PowerMOS transistor
Logic level TOPFET

BUK112-50GL









PowerMOS transistor
Logic level TOPFET

BUK112-50GL







PowerMOS transistor
Logic level TOPFET

BUK112-50GL



PowerMOS transistor
Logic level TOPFET

BUK112-50GL



PowerMOS transistor
Logic level TOPFET

BUK112-50GL

APPLICATION INFORMATION




Fig. 40. Possible fault diagnosis procedure.

**PowerMOS transistor
Logic level TOPFET**

BUK113-50DL

DESCRIPTION

Monolithic overload protected logic level power MOSFET in a surface mount plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

- General controller for driving
- lamps
 - small motors
 - solenoids

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN	MAX	UNIT
V_{DS}	Continuous drain source voltage	-	50	V
I_D	Drain current limiting	4	8	A
P_T	Total power dissipation	-	4	W
T_j	Continuous junction temperature	-	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	-	200	mΩ

FEATURES

- Vertical power DMOS output stage
- Overload protected up to 125°C ambient
- Overload protection by current limiting and overtemperature sensing
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current permits direct drive by micro-controller
- ESD protection on all pins
- Overvoltage clamping for turn off of inductive loads

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - SOT223

PIN	DESCRIPTION
1	input
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK113-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
I_D	Continuous drain current ²	-	-	self limiting	A
I_I	Continuous input current	clamping	-	3	mA
I_{IRM}	Non-repetitive peak input current	$t_p \leq 1$ ms	-	10	mA
P_D	Total power dissipation	$T_{sp} = 90$ °C	-	4	W
T_{stg}	Storage temperature	-	-55	150	°C
T_J	Continuous junction temperature	normal operation	-	150	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250$ pF; $R = 1.5$ k Ω	-	2	kV

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{DSM}	Non-repetitive clamping energy	$T_b \leq 25$ °C; $I_{DM} < I_{D(lim)}$; inductive load	-	100	mJ
E_{DRM}	Repetitive clamping energy	$T_b \leq 75$ °C; $I_{DM} = 50$ mA; $f = 250$ Hz	-	4	mJ

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from short circuit loads. Overload protection operates by means of drain current limiting and activating the overtemperature protection.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{ISP}	Protection supply voltage ³	for valid protection	4	-	V
V_{DDP}	Protected drain source supply voltage	$V_{IS} = 5$ V	-	35	V

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	Thermal resistance					
	Junction to solder point	measured to pin 4 solder point	-	12	15	K/W
$R_{th\ j-a}$	Application information					
	Junction to ambient	on PCB of fig. 3 on minimum footprint PCB	-	70	-	K/W
			-	100	-	K/W

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² Refer to OVERLOAD PROTECTION CHARACTERISTICS.

³ The input voltage for which the overload protection circuits are functional.

PowerMOS transistor

Logic level TOPFET

BUK113-50DL

OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off to protect itself when there is an overload fault condition. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{D(lim)}$	Overload protection Drain current limiting	$V_{IS} = 5\text{ V}$	4	6	8	A
$E_{DS(TO)}$	Short circuit load protection Overload threshold energy	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	<i>tbf</i>	-	J
$T_{J(TO)}$	Overtemperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}$	150	165	-	°C

STATIC CHARACTERISTICS

$T_b = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	55	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 200\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	56	70	V
I_{DSS}	Off-state drain current	$V_{DS} = 45\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	2	μA
I_{DSS}	Off-state drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	μA
I_{DSS}	Off-state drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 100\text{ °C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance ¹	$V_{IS} = 5\text{ V}; I_{DM} = 1\text{ A};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	150	200	m Ω

INPUT CHARACTERISTICS

$T_b = 25\text{ °C}$ unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.7	2.2	2.7	V
I_{IS}	Input supply current	normal operation;	-	330	450	μA
		$V_{IS} = 5\text{ V}$	-	170	270	μA
		$V_{IS} = 4\text{ V}$	-	500	650	μA
I_{ISL}	Input supply current	protection latched;	-	250	400	μA
		$V_{IS} = 5\text{ V}$	-	2.2	3.5	V
		$V_{IS} = 3.5\text{ V}$	1	7.5	-	V
V_{ISR}	Protection latch reset voltage ²		6	33	-	k Ω
$V_{(CL)IS}$	Input clamping voltage	$I_I = 1.5\text{ mA}$	-	-	-	V
R_{IG}	Input series resistance	to gate of power MOSFET	-	-	-	k Ω

SHADED BOXES

Values shown within shaded boxes are estimated for the objective specification. These will not be fixed until the evaluation of prototype samples.

¹ Continuous input voltage. The specified pulse width is for the drain current.

² The input voltage below which the overload protection circuits will be reset.

**Logic level TOPFET
SMD version of BUK104-50L/S**

BUK114-50L/S

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin surface mounting plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

- General controller for driving
- lamps
 - motors
 - solenoids
 - heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	15	A
P_{tot}	Total power dissipation	40	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance		
	$V_{IS} = 5 V$	125	mΩ
	$V_{IS} = 7 V$	100	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
V_{PSN}	Protection supply voltage		
	BUK114-50L	5	V
	BUK114-50S	10	V

FUNCTIONAL BLOCK DIAGRAM




Fig.1. Elements of the TOPFET.

PINNING - SOT426

PIN	DESCRIPTION
1	input
2	flag
3	(connected to mb)
4	protection supply
5	source
mb	drain

PIN CONFIGURATION




Fig. 2.

SYMBOL




Fig. 3.

Logic level TOPFET

SMD version of BUK104-50L/S

BUK114-50L/S

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Voltages Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
V_{FS}	Continuous flag voltage	-	0	11	V
V_{PS}	Continuous supply voltage	-	0	11	V
	Currents	$V_{IS} =$	-	7 5	V
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	15 13	A
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}$	-	9.5 8.5	A
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	60 54	A
	Thermal				
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction temperature ²	continuous	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{PSP}	Protection supply voltage ³	$V_{IS} =$ for valid protection BUK114-50L BUK114-50S	7 5 4.4 5.4	5 5 - -	V V V
$V_{DDP(T)}$	Over temperature protection Protected drain source supply voltage	$V_{PS} = V_{PSN}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	- -	50 50	V V
$V_{DDP(P)}$	Short circuit load protection Protected drain source supply voltage ⁴	$V_{PS} = V_{PSN}; L \leq 10 \text{ }\mu\text{H}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	- - -	25 45 0.8	V V kW
P_{DSM}	Instantaneous overload dissipation		-	0.8	kW

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ The minimum supply voltage required for correct operation of the overload protection circuits.

⁴ The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

Logic level TOPFET

SMD version of BUK104-50L/S

BUK114-50L/S

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DRRM}	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	15	A
E_{DSM}	Non-repetitive inductive turn-off energy ²	$I_{DM} = 15 \text{ A}; R_{IS} \geq 100 \Omega$	-	200	mJ
E_{DRM}	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 95 \text{ }^\circ\text{C};$ $I_{DM} = 4 \text{ A}; V_{DD} \leq 20 \text{ V};$ $f = 250 \text{ Hz}$	-	20	mJ
I_{DIRM}	Repetitive peak drain to input current ³	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_S	Continuous forward current	$T_{mb} = 25 \text{ }^\circ\text{C};$ $V_{IS} = V_{PS} = V_{FS} = 0 \text{ V}$	-	15	A

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ J-mb}}$	Thermal resistance Junction to mounting base	-	-	2.5	3.1	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25 \text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s};$ $\delta \leq 0.01$	50	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega;$	-	1	20	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega;$ $T_J = 125 \text{ }^\circ\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 7.5 \text{ A};$	-	75	100	$\text{m}\Omega$
		$t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	$V_{IS} = 7 \text{ V}$	-	95	125
						$V_{IS} = 5 \text{ V}$

1 The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

2 While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.

Logic level TOPFET
SMD version of BUK104-50L/S

BUK114-50L/S

OVERLOAD PROTECTION CHARACTERISTICS

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ t_{dsc}	Short circuit load protection ¹ Overload threshold energy Response time	$V_{PS} = V_{PSN}^2$; $T_{mb} = 25\text{ °C}$; $L \leq 10\ \mu\text{H}$; $R_i \geq 2\ \text{k}\Omega$	-	150	-	mJ
		$V_{DD} = 13\ \text{V}$; $V_{IS} = 10\ \text{V}$ $V_{DD} = 13\ \text{V}$; $V_{IS} = 10\ \text{V}$	-	375	-	μs
$T_{J(TO)}$	Over temperature protection Threshold junction temperature	$V_{PS} = V_{PSN}$; $R_i \geq 2\ \text{k}\Omega$ from $I_D \geq 0.65\ \text{A}^3$	150	-	-	$^{\circ}\text{C}$

TRANSFER CHARACTERISTICS
 $T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 10\ \text{V}$; $I_{DM} = 7.5\ \text{A}$ $t_p \leq 300\ \mu\text{s}$; $\delta \leq 0.01$	5	9	-	S
I_D	Drain current ⁴	$V_{DS} = 13\ \text{V}$;	-	25	-	A
		$V_{IS} = 5\ \text{V}$ $V_{IS} = 10\ \text{V}$	-	40	-	A

PROTECTION SUPPLY CHARACTERISTICS
 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{PS} , I_{PSL}	Protection supply Protection supply current	normal operation or protection latched	-	-	-	-
		BUK114-50L $V_{PS} = 5\ \text{V}$ BUK114-50S $V_{PS} = 10\ \text{V}$	-	0.2	0.35	mA
V_{PSR}	Protection reset voltage ⁵		-	0.4	1.0	mA
		$T_j = 150\text{ °C}$	1.5	2.5	3.5	V
$V_{(CL)PS}$	Protection clamp voltage		1.0	-	-	V
		$I_p = 1.35\ \text{mA}$	11	13	-	V

REVERSE DIODE CHARACTERISTICS
 $T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 15\ \text{A}$; $V_{IS} = V_{PS} = V_{FS} = 0\ \text{V}$; $t_p = 300\ \mu\text{s}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	not applicable ⁶	-	-	-	-

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DSP} maximum.

2 At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

3 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

4 During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

5 The supply voltage below which the overload protection circuits will be reset.

6 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

Logic level TOPFET
SMD version of BUK104-50L/S

BUK114-50L/S

INPUT CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Normal operation					
	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$ $T_{mb} = 150\text{ °C}$	1.0	1.5	2.0	V
	Input current	$V_{IS} = 10\text{ V}$	0.5	-	-	V
I_{IS}	Input clamp voltage	$I_I = 1\text{ mA}$	-	10	100	nA
$V_{(CL)IS}$			11	13	-	V
R_{ISL}	Overload protection latched					
	Input resistance ¹	$V_{PS} = 5\text{ V}$	-	55	-	Ω
		$V_{PS} = 10\text{ V}$	-	95	-	Ω
		$I_I = 5\text{ mA};$ $T_{mb} = 150\text{ °C}$	-	35	-	Ω
		$I_I = 5\text{ mA};$ $T_{mb} = 150\text{ °C}$	-	60	-	Ω
R_{IS}	Application information					
	External input resistances for internal overvoltage clamping ²	(see figure 29) $R_I = \infty\ \Omega;$	100	-	-	Ω
R_I	internal overload protection ³	$V_{DS} > 30\text{ V}$ $R_{IS} = \infty\ \Omega;$ $V_{II} = 5\text{ V}$ $V_{II} = 10\text{ V}$	1	-	-	k Ω
			2	-	-	k Ω

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ °C}; R_I = 50\ \Omega; R_{IS} = 50\ \Omega$ (see figure 29); resistive load $R_L = 10\ \Omega$. For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 15\text{ V}; V_{IS}: 0\text{ V} \Rightarrow 10\text{ V}$	-	8	-	ns
t_r	Rise time		-	13	-	ns
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 15\text{ V}; V_{IS}: 10\text{ V} \Rightarrow 0\text{ V}$	-	100	-	ns
t_f	Fall time		-	45	-	ns

CAPACITANCES $T_{mb} = 25\text{ °C}; f = 1\text{ MHz}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ISS}	Input capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	415	600	pF
C_{OSS}	Output capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	275	400	pF
C_{RSS}	Reverse transfer capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	55	80	pF
C_{PSO}	Protection supply pin capacitance	$V_{PS} = 10\text{ V}$	-	30	-	pF
C_{FSO}	Flag pin capacitance	$V_{FS} = 10\text{ V}; V_{PS} = 0\text{ V}$	-	20	-	pF

1 The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed $V_{IS(TO)}$ minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

2 Applications using a lower value for R_{IS} would require external overvoltage protection.

3 For applications requiring a lower value for R_I , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.

Logic level TOPFET

SMD version of BUK104-50L/S

BUK114-50L/S

FLAG DESCRIPTION

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor¹. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy² for applications which require low input drive impedance.

TRUTH TABLE

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

FLAG CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{FS} I_{FSS}	Flag 'low' Flag voltage Flag saturation current	normal operation $I_F = 1.6\text{ mA}$ $V_{FS} = 10\text{ V}$	- -	0.15 15	0.4 -	V mA
I_{FS} V_{PSF}	Flag 'high' Flag leakage current Protection supply threshold voltage	overload or fault $V_{FS} = 10\text{ V}$ $V_{FF} = 5\text{ V}$; $R_F = 3\text{ k}\Omega$; BUK114-50L BUK114-50S	- 2.5 3.3	- 3.3 4.2	10 4 5	μA V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1\text{ mA}$; $V_{PS} = 0\text{ V}$	11	13	-	V
R_F	Application information Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$ $V_{FF} = 10\text{ V}$	1 2	10 20	50 100	k Ω k Ω

1 Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

2 Low pass filtering of the flag signal may be advisable to prevent false tripping.







Logic level TOPFET
SMD version of BUK104-50L/S

BUK114-50L/S



Logic level TOPFET
SMD version of BUK104-50L/S

BUK114-50L/S



Logic level TOPFET
SMD version of BUK104-50L/S

BUK114-50L/S




Fig.16. Maximum drain source supply voltage for SC load protection. $V_{DDP(P)} = f(V_{IS})$; $T_{mb} \leq 150^\circ C$




Fig.19. Typical overload protection characteristics. Conditions: $V_{DD} = 13 V$; $V_{PS} = V_{PSN}$; $V_{IS} = 7 V$; SC load




Fig.17. Minimum protection supply voltage for SC load protection. $V_{PSP} = f(V_{IS})$; $T_{mb} \geq 25^\circ C$




Fig.20. Typical overload protection energy, $T_j = 25^\circ C$ $E_{SC(TO)} = f(V_{PS})$; conditions: $V_{DS} = 13 V$, parameter V_{IS}




Fig.18. Typical overload protection characteristics. $t_{dsc} = f(P_{DS})$; conditions: $V_{PS} \geq V_{PSP}$; $V_{IS} \geq 5 V$










Fig.21. Typical clamping characteristics, $25^\circ C$. $I_D = f(V_{DS})$; conditions: $R_{IS} = 100 \Omega$; $t_p \leq 50 \mu s$

Logic level TOPFET
SMD version of BUK104-50L/S

BUK114-50L/S



Logic level TOPFET
SMD version of BUK104-50L/S

BUK114-50L/S




Fig.28. Typical resistive load switching waveforms
 $R_I = R_{IS} = 50 \Omega$; $R_L = 10 \Omega$; $V_{DD} = 15 \text{ V}$; $T_J = 25 \text{ }^\circ\text{C}$




Fig.31. Typical off-state leakage current.
 $I_{DSR} = f(T_J)$; Conditions: $V_{DS} = 40 \text{ V}$; $R_{IS} = 100 \Omega$.




Fig.29. External input resistances R_I and R_{IS} , generator voltage V_{II} and input voltage V_{IS} .




Fig.32. Normalised protection supply current.
 $I_{PS}/I_{PS25 \text{ }^\circ\text{C}} = f(T_J)$; $V_{PS} = V_{PSN}$




Fig.30. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{IS} = 0 \text{ V}$; $f = 1 \text{ MHz}$

Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin surface mounting plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

- General controller for driving
- lamps
 - motors
 - solenoids
 - heaters

FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	50	A
P_{tot}	Total power dissipation	125	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance		
	$V_{IS} = 5\text{ V}$	35	mΩ
	$V_{IS} = 8\text{ V}$	28	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
V_{PSN}	Protection supply voltage		
	BUK116-50L	5	V
	BUK116-50S	10	V

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - SOT426

PIN	DESCRIPTION
1	input
2	flag
3	(connected to mb)
4	protection supply
5	source
mb	drain

PIN CONFIGURATION



SYMBOL



Logic level TOPFET

SMD version of BUK106-50L/S

BUK116-50L/S

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Voltages Continuous off-state drain source voltage ¹	$V_{IS} = 0 \text{ V}$	-	50	V
V_{IS}	Continuous input voltage	-	0	11	V
V_{FS}	Continuous flag voltage	-	0	11	V
V_{PS}	Continuous supply voltage	-	0	11	V
	Currents	$V_{IS} =$	-	8	5
I_D	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	50	45
I_D	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}$	-	31	28
I_{DRM}	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	200	180
	Thermal	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
P_{tot}	Total power dissipation	-	-55	150	$^\circ\text{C}$
T_{stg}	Storage temperature	continuous	-	150	$^\circ\text{C}$
T_j	Junction temperature ²	during soldering	-	250	$^\circ\text{C}$
T_{sold}	Lead temperature				

OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{PSP}	Protection supply voltage ³	$V_{IS} =$ for valid protection	8	5	-
		BUK116-50L	4.4	4	-
		BUK116-50S	5.4	5	-
$V_{DDP(T)}$	Over temperature protection Protected drain source supply voltage	$V_{PS} = V_{PSN}$ $V_{IS} = 10 \text{ V}; R_I \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_I \geq 1 \text{ k}\Omega$	-	50	V
$V_{DDP(P)}$	Short circuit load protection Protected drain source supply voltage ⁴	$V_{PS} = V_{PSN}; L \leq 10 \text{ }\mu\text{H}$ $V_{IS} = 10 \text{ V}; R_I \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_I \geq 1 \text{ k}\Omega$	-	24	V
P_{DSM}	Instantaneous overload dissipation		-	45	V
			-	4	kW

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher T_j is allowed as an overload condition but at the threshold $T_{j(OT)}$ the over temperature trip operates to protect the switch.

3 The minimum supply voltage required for correct operation of the overload protection circuits.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed $V_{DDP(P)}$ maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{DRRM}	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	50	A
E_{DSM}	Non-repetitive inductive turn-off energy ²	$I_{DM} = 27 \text{ A}; R_{IS} \geq 100 \Omega$	-	1	J
E_{DRM}	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 85 \text{ }^\circ\text{C};$ $I_{DM} = 16 \text{ A}; V_{DD} \leq 20 \text{ V};$ $f = 250 \text{ Hz}$	-	80	mJ
I_{DIRM}	Repetitive peak drain to input current ³	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_s	Continuous forward current	$T_{mb} = 25 \text{ }^\circ\text{C};$ $V_{IS} = V_{PS} = V_{FS} = 0 \text{ V}$	-	50	A

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25 \text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s};$ $\delta \leq 0.01$	50	-	70	V
I_{DSS}	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega;$	-	1	20	μA
I_{DSR}	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega;$ $T_j = 125 \text{ }^\circ\text{C}$	-	10	100	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25 \text{ A};$ $t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	-	22	28	$\text{m}\Omega$
		$V_{IS} = 8 \text{ V}$ $V_{IS} = 5 \text{ V}$	-	28	35	$\text{m}\Omega$

1 The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

2 While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.

Logic level TOPFET

SMD version of BUK106-50L/S

BUK116-50L/S

OVERLOAD PROTECTION CHARACTERISTICS

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ t_{dsc}	Short circuit load protection¹ Overload threshold energy Response time	$V_{PS} = V_{PSN}^2$; $T_{mb} = 25\text{ }^\circ\text{C}$; $L \leq 10\text{ }\mu\text{H}$	-	550	-	mJ
		$V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}$; $V_{IS} = 10\text{ V}$	-	0.4	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{PS} = V_{PSN}$ from $I_D \geq 2.5\text{ A}^3$	150	-	-	$^\circ\text{C}$

TRANSFER CHARACTERISTICS

$T_{mb} = 25\text{ }^\circ\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 12\text{ V}$; $I_{DM} = 25\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$; $\delta \leq 0.01$	17	28	-	S
I_D	Drain current ⁴	$V_{DS} = 13\text{ V}$;	-	80	-	A
		$V_{IS} = 5\text{ V}$ $V_{IS} = 10\text{ V}$	-	160	-	A

PROTECTION SUPPLY CHARACTERISTICS

$T_{mb} = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{PS} , I_{PSL}	Protection supply Protection supply current	normal operation or protection latched				
		BUK116-50L $V_{PS} = 5\text{ V}$ BUK116-50S $V_{PS} = 10\text{ V}$	-	0.2	0.35	mA
V_{PSR}	Protection reset voltage ⁵	$T_j = 150\text{ }^\circ\text{C}$	1.5	2.5	3.5	V
$V_{(CL)PS}$	Protection clamp voltage	$I_P = 1.35\text{ mA}$	1.0	-	-	V
			11	13	-	V

REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^\circ\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SDS}	Forward voltage	$I_S = 20\text{ A}$; $V_{IS} = V_{PS} = V_{FS} = 0\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	-	0.9	1.2	V
t_{TR}	Reverse recovery time	not applicable ⁶	-	-	-	-

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P_{DSM} , which is always the case when V_{DS} is less than V_{DS} maximum.

2 At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

3 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum I_D ensures this condition.

4 During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

5 The supply voltage below which the overload protection circuits will be reset.

6 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

Logic level TOPFET

SMD version of BUK106-50L/S

BUK116-50L/S

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Normal operation						
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	1.0 0.5	1.5 -	2.0 -	V V
I_{IS}	Input current	$V_{IS} = 10\text{ V}$	-	10	100	nA
$V_{(CL)IS}$	Input clamp voltage	$I_I = 1\text{ mA}$	11	13	-	V
Overload protection latched						
R_{ISL}	Input resistance ¹	$V_{PS} = 5\text{ V}$	-	55	-	Ω
		$I_I = 5\text{ mA};$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	-	95	-	Ω
		$V_{PS} = 10\text{ V}$	-	35	-	Ω
		$I_I = 5\text{ mA};$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	-	60	-	Ω
Application information						
R_{IS}	External input resistances for internal overvoltage clamping ²	(see figure 29) $R_I = \infty\ \Omega;$	100	-	-	Ω
R_I	internal overload protection ³	$V_{DS} > 30\text{ V}$	1	-	-	k Ω
		$V_{II} = 5\text{ V}$ $V_{II} = 10\text{ V}$	2	-	-	k Ω

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}; R_I = 50\ \Omega; R_{IS} = 50\ \Omega$ (see figure 29); resistive load $R_L = 10\ \Omega$. For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	Turn-on delay time	$V_{DD} = 15\text{ V}; V_{IS}: 0\text{ V} \Rightarrow 10\text{ V}$	-	10	-	ns
t_r	Rise time		-	35	-	ns
t_{doff}	Turn-off delay time	$V_{DD} = 15\text{ V}; V_{IS}: 10\text{ V} \Rightarrow 0\text{ V}$	-	280	-	ns
t_f	Fall time		-	120	-	ns

CAPACITANCES

$T_{mb} = 25\text{ }^{\circ}\text{C}; f = 1\text{ MHz}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{iss}	Input capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	1250	1800	pF
C_{oss}	Output capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	650	1000	pF
C_{rss}	Reverse transfer capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	150	250	pF
C_{ps0}	Protection supply pin capacitance	$V_{PS} = 10\text{ V}$	-	30	-	pF
C_{fso}	Flag pin capacitance	$V_{FS} = 10\text{ V}; V_{PS} = 0\text{ V}$	-	20	-	pF

1 The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed $V_{IS(TO)}$ minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

2 Applications using a lower value for R_{IS} would require external overvoltage protection.

3 For applications requiring a lower value for R_I , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.

Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S

FLAG DESCRIPTION

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor¹. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy² for applications which require low input drive impedance.

TRUTH TABLE

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

FLAG CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{FS}	Flag 'low' Flag voltage	normal operation $I_F = 1.6\text{ mA}$	-	0.15	0.4	V
I_{FSS}	Flag saturation current	$V_{FS} = 10\text{ V}$	-	15	-	mA
I_{FS}	Flag 'high' Flag leakage current	overload or fault $V_{FS} = 10\text{ V}$	-	-	10	μA
V_{PSF}	Protection supply threshold voltage	$V_{FF} = 5\text{ V}; R_F = 3\text{ k}\Omega$; BUK116-50L BUK116-50S	2.5 3.3	3.3 4.2	4 5	V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1\text{ mA}; V_{PS} = 0\text{ V}$	11	13	-	V
R_F	Application information Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$ $V_{FF} = 10\text{ V}$	1 2	10 20	50 100	k Ω k Ω

¹ Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

² Low pass filtering of the flag signal may be advisable to prevent false tripping.







Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S



Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S



Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S




Fig.16. Maximum drain source supply voltage for SC load protection. $V_{DDP(P)} = f(V_{IS})$; $T_{mb} \leq 150^\circ\text{C}$




Fig.19. Typical overload protection characteristics. Conditions: $V_{DD} = 13\text{ V}$; $V_{PS} = V_{PSN}$; $V_{IS} = 8\text{ V}$; SC load




Fig.17. Minimum protection supply voltage for SC load protection. $V_{PSP} = f(V_{IS})$; $T_{mb} \geq 25^\circ\text{C}$




Fig.20. Typical overload protection energy, $T_j = 25^\circ\text{C}$ $E_{SC(TO)} = f(V_{PS})$; conditions: $V_{DS} = 13\text{ V}$, parameter V_{IS}




Fig.18. Typical overload protection characteristics. $t_{d\ sc} = f(P_{DS})$; conditions: $V_{PS} \geq V_{PSP}$; $V_{IS} \geq 5\text{ V}$










Fig.21. Typical clamping characteristics, 25°C . $I_D = f(V_{DS})$; conditions: $R_{IS} = 100\ \Omega$; $t_p \leq 50\ \mu\text{s}$

Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S



Logic level TOPFET
SMD version of BUK106-50L/S

BUK116-50L/S




Fig.28. Typical resistive load switching waveforms
 $R_I = R_{IS} = 50 \Omega$; $R_L = 10 \Omega$; $V_{DD} = 15 V$; $T_J = 25^\circ C$




Fig.31. Typical off-state leakage current.
 $I_{DSR} = f(T_J)$; Conditions: $V_{DS} = 40 V$; $R_{IS} = 100 \Omega$.




Fig.29. External input resistances R_I and R_{IS} , generator voltage V_{II} and input voltage V_{IS} .




Fig.32. Normalised protection supply current.
 $I_{PS}/I_{PS25^\circ C} = f(T_J)$; $V_{PS} = V_{PSN}$




Fig.30. Typical capacitances, C_{ISS} , C_{OSS} , C_{ISS} .
 $C = f(V_{DS})$; conditions: $V_{IS} = 0 V$; $f = 1 MHz$

PowerMOS transistor TOPFET high side switch

BUK200-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	3.5	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	10	A
T_J	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	100	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET high side switch

BUK200-50X

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	10	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	62.5	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_J	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_I	Continuous input current	-	-5	5	mA
I_S	Continuous status current	-	-5	5	mA
I_I	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_S	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance³ Junction to mounting base	-	-	1.5	2	K/W
$R_{th \text{ j-a}}$	Junction to ambient	in free air	-	60	75	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_J is allowed as an overload condition but at the threshold $T_{J(OT)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

PowerMOS transistor TOPFET high side switch

BUK200-50X

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	3.5	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	77	100	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 1\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	116	150	$\text{m}\Omega$

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

PowerMOS transistor TOPFET high side switch

BUK200-50X

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	50	200	350	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	8.5	10.3	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 80 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

PowerMOS transistor TOPFET high side switch

BUK200-50X

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}; V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}; I_L = 5\text{ A}; t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\text{sc}}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}; R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{d\text{sc}}$	-	35	-	A
$I_{L(\text{lim})}$	Overload protection³ Load current limiting	$V_{BL} = 8.5\text{ V}; t_p = 300\text{ }\mu\text{s}$	23	33	43	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}, V_{BG} = 13\text{ V}, \text{ for resistive load } R_L = 13\text{ }\Omega.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{on}}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\text{off}}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}; f = 1\text{ MHz}; V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	330	460	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(\text{TO})}$, the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor
TOPFET high side switch

BUK200-50X




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250\text{ }\mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300\text{ }\mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 1\text{ A}$







PowerMOS transistor
TOPFET high side switch

BUK200-50X









PowerMOS transistor
TOPFET high side switch

BUK200-50X









PowerMOS transistor
TOPFET high side switch

BUK200-50X



PowerMOS transistor
TOPFET high side switch

BUK200-50X



PowerMOS transistor
TOPFET high side switch

BUK200-50X




Fig.34. Typical overload current, $V_{BL} = 8.5$ V.
 $I_L = f(T_{mb})$; conditions $V_{BG} = 13$ V; $t_p = 300$ μ s




Fig.36. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(T_{mb})$; condition $V_{BG} = 13$ V




Fig.35. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(V_{BG})$; condition $T_{mb} = 25$ °C




Fig.37. Transient thermal impedance.
 $Z_{th j-mb} = f(t)$; parameter $D = t_p/T$

PowerMOS transistor TOPFET high side switch

BUK200-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	3.5	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	10	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	100	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET high side switch

BUK200-50Y

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_1 = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_1 = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	10	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	62.5	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
I_i	Input and status Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
E_{BL}	Inductive load clamping Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance³ Junction to mounting base	-	-	1.5	2	K/W
$R_{th \text{ j-a}}$	Junction to ambient	in free air	-	60	75	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

PowerMOS transistor TOPFET high side switch

BUK200-50Y

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Clamping voltages					
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
	Supply voltage	battery to ground				
V_{BG}	Operating range ¹	-	5	-	40	V
	Currents	$V_{BG} = 13\text{ V}$				
I_L	Nominal load current ²	$V_{BL} = 0.5\text{ V}; T_{mb} = 85\text{ }^{\circ}\text{C}$	3.5	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}; V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}; I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}; V_{IG} = 0\text{ V}$	-	0.1	1	μA
	Resistances					
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}; I_L = 5\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	77	100	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}; I_L = 1\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	116	150	$\text{m}\Omega$
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}; V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

**PowerMOS transistor
TOPFET high side switch**
BUK200-50Y
PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	50	200	350	mA
	Open circuit load	0	1	0				
$T_{I(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	8.5	10.3	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS
 $T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$; $V_{IG} = 0\ \text{V}$	6	7	8	V
V_{SS}	Status low voltage	$I_S = 50\ \mu\text{A}$; $V_{BG} = 13\ \text{V}$; $V_{IG} = 5\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}$; $R_S = 0\ \Omega$; $V_{BG} = 13\ \text{V}$	-	5	-	mA
R_S	Application information External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 80 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.7 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

PowerMOS transistor
TOPFET high side switch

BUK200-50Y

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
t_{dsc}	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{dsc}$	-	35	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 8.5\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	23	33	43	A

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	During turn-on Delay time	to $V_{IG} = 5\text{ V}$	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage	to 10% V_L	-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
t_{doff}	During turn-off Delay time	to $V_{IG} = 0\text{ V}$	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage	to 90% V_L	-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	330	460	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor TOPFET high side switch

BUK200-50Y




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250\text{ }\mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300\text{ }\mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 1\text{ A}$







PowerMOS transistor
TOPFET high side switch

BUK200-50Y









PowerMOS transistor
TOPFET high side switch

BUK200-50Y



PowerMOS transistor
TOPFET high side switch

BUK200-50Y



**PowerMOS transistor
TOPFET high side switch**

BUK200-50Y




Fig.28. Typical negative load clamping voltage.
 $V_{LG} = f(T_j)$; parameter I_L ; condition $V_{IG} = 0 V$.




Fig.31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0 V$, $T_j = 25 ^\circ C$




Fig.29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_j)$; parameter I_L ; condition $I_G = 5 mA$.




Fig.32. Typical output capacitance. $T_{mb} = 25 ^\circ C$
 $C_{bl} = f(V_{BL})$; conditions $f = 1 MHz$, $V_{IG} = 0 V$




Fig.30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0 A$, $T_j = 25 ^\circ C$








Fig.33. Typical overload characteristic. $T_{mb} = 25 ^\circ C$.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13 V$; parameter t_p

PowerMOS transistor
TOPFET high side switch

BUK200-50Y



PowerMOS transistor TOPFET high side switch

BUK201-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	15	A
T_J	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	60	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



**PowerMOS transistor
TOPFET high side switch**
BUK201-50X
LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	15	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	83.3	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance³					
$R_{th \text{ j-mb}}$	Junction to mounting base	-	-	1.2	1.5	K/W
$R_{th \text{ j-a}}$	Junction to ambient	in free air	-	60	75	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

PowerMOS transistor TOPFET high side switch

BUK201-50X

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Clamping voltages					
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
	Supply voltage					
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
	Currents					
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
	Resistances					
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 7.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	45	60	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 1.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	70	90	$\text{m}\Omega$

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

**PowerMOS transistor
TOPFET high side switch**
BUK201-50X
PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	100	350	600	mA
	Open circuit load	0	1	0				
$T_{j(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS
 $T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 140 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

PowerMOS transistor TOPFET high side switch

BUK201-50X

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}; V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}; I_L = 7.5\text{ A}; t_p = 300\text{ }\mu\text{s}$	15	20	25	V
t_{dsc}	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}; R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{dsc}$	-	42	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}; t_p = 300\text{ }\mu\text{s}$	28	40	52	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}, V_{BG} = 13\text{ V}, \text{ for resistive load } R_L = 13\text{ }\Omega.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
t_{doff}	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}; f = 1\text{ MHz}; V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	415	580	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(TO)}$, the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor
TOPFET high side switch

BUK201-50X




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250\text{ }\mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 7.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300\text{ }\mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 1.5\text{ A}$







PowerMOS transistor
TOPFET high side switch

BUK201-50X



PowerMOS transistor
TOPFET high side switch

BUK201-50X



PowerMOS transistor
TOPFET high side switch

BUK201-50X




Fig.22. Typical status clamping voltage, $V_{SG} = f(T_J)$.
conditions $I_S = 100 \mu A$, $V_{BG} = 13 V$




Fig.25. Supply typical overvoltage thresholds.
 $V_{BG(LP)} = f(T_J)$; conditions $V_{IG} = 5 V$; $I_L = 80 mA$




Fig.23. Low load current detection threshold.
 $I_{L(OC)} = f(T_J)$; conditions $V_{IG} = 5 V$; $V_{BG} = 13 V$




Fig.26. Typical battery to ground clamping voltage.
 $V_{BG} = f(T_J)$; parameter I_G




Fig.24. Supply typical undervoltage thresholds.
 $V_{BG(TO)} = f(T_J)$; conditions $V_{IG} = 3 V$; $I_L = 80 mA$




Fig.27. Typical negative load clamping characteristic.
 $I_L = f(V_{LG})$; conditions $V_{IG} = 0 V$, $t_p = 300 \mu s$, $25 \text{ }^\circ C$

PowerMOS transistor
TOPFET high side switch

BUK201-50X




Fig.28. Typical negative load clamping voltage.
 $V_{LG} = f(T_J)$; parameter I_L ; condition $V_{IG} = 0$ V.




Fig.31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0$ V, $T_J = 25$ °C




Fig.29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_J)$; parameter I_L ; condition $I_G = 5$ mA.




Fig.32. Typical output capacitance. $T_{mb} = 25$ °C
 $C_{bl} = f(V_{BL})$; conditions $f = 1$ MHz, $V_{IG} = 0$ V




Fig.30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0$ A, $T_J = 25$ °C




Fig.33. Typical overload characteristic, $T_{mb} = 25$ °C.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13$ V; parameter t_p

PowerMOS transistor
TOPFET high side switch

BUK201-50X




Fig.34. Typical overload current, $V_{BL} = 9$ V.
 $I_L = f(T_{mb})$; conditions $V_{BG} = 13$ V; $t_p = 300 \mu s$




Fig.36. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(T_{mb})$; condition $V_{BG} = 13$ V




Fig.35. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(V_{BG})$; condition $T_{mb} = 25$ °C




Fig.37. Transient thermal impedance.
 $Z_{th j-mb} = f(t)$; parameter $D = t_p/T$

PowerMOS transistor TOPFET high side switch

BUK201-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	15	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	60	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET high side switch

BUK201-50Y

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_1 = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_1 = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	15	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	83.3	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \ j-mb}$	Thermal resistance³ Junction to mounting base	-	-	1.2	1.5	K/W
$R_{th \ j-a}$	Junction to ambient	in free air	-	60	75	K/W

1 Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

2 For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 Of the output Power MOS transistor.

**PowerMOS transistor
TOPFET high side switch**
BUK201-50Y
STATIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Clamping voltages					
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
	Supply voltage	battery to ground				
V_{BG}	Operating range ¹	-	5	-	40	V
	Currents					
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
	Resistances					
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 7.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	45	60	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 1.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	70	90	$\text{m}\Omega$
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

PowerMOS transistor TOPFET high side switch

BUK201-50Y

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	100	350	600	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SQ}	Status clamping voltage	$I_S = 100\ \mu\text{A}$; $V_{IG} = 0\ \text{V}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}$; $V_{BG} = 13\ \text{V}$; $V_{IG} = 5\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SQ} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}$; $R_S = 0\ \Omega$; $V_{BG} = 13\ \text{V}$	-	5	-	mA
R_S	Application information External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 140 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.7 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

**PowerMOS transistor
TOPFET high side switch**
BUK201-50Y
DYNAMIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 7.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	42	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	28	40	52	A

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage	to 10% V_L	-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage	to 90% V_L	-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	415	580	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor
TOPFET high side switch

BUK201-50Y




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250 \mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 7.5 \text{ A}$; $t_p = 300 \mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5 \text{ V}$, $V_{BG} = 13 \text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300 \mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 1.5 \text{ A}$







PowerMOS transistor
TOPFET high side switch

BUK201-50Y



PowerMOS transistor
TOPFET high side switch

BUK201-50Y



PowerMOS transistor
TOPFET high side switch

BUK201-50Y




Fig.22. Typical status clamping voltage, $V_{SG} = f(T_J)$. parameter V_{IG} ; conditions $I_S = 100 \mu A$, $V_{BG} = 13 V$




Fig.25. Supply typical overvoltage thresholds. $V_{BG(LP)} = f(T_J)$; conditions $V_{IG} = 5 V$; $I_L = 80 mA$




Fig.23. Low load current detection threshold. $I_{L(OC)} = f(T_J)$; conditions $V_{IG} = 5 V$; $V_{BG} = 13 V$




Fig.26. Typical battery to ground clamping voltage. $V_{BG} = f(T_J)$; parameter I_G




Fig.24. Supply typical undervoltage thresholds. $V_{BG(TO)} = f(T_J)$; conditions $V_{IG} = 3 V$; $I_L = 80 mA$




Fig.27. Typical negative load clamping characteristic. $I_L = f(V_{LG})$; conditions $V_{IG} = 0 V$, $t_p = 300 \mu s$, $25^\circ C$

PowerMOS transistor
TOPFET high side switch

BUK201-50Y




Fig.28. Typical negative load clamping voltage.
 $V_{LG} = f(T_J)$; parameter I_L ; condition $V_{IG} = 0 V$.




Fig.31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0 V$, $T_J = 25 ^\circ C$




Fig.29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_J)$; parameter I_L ; condition $I_{IG} = 5 mA$.




Fig.32. Typical output capacitance. $T_{mb} = 25 ^\circ C$
 $C_{bf} = f(V_{BL})$; conditions $f = 1 MHz$, $V_{IG} = 0 V$




Fig.30. Typical reverse battery characteristic.
 $I_{IG} = f(V_{BG})$; conditions $I_L = 0 A$, $T_J = 25 ^\circ C$








Fig.33. Typical overload characteristic, $T_{mb} = 25 ^\circ C$.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13 V$; parameter t_p

PowerMOS transistor
TOPFET high side switch

BUK201-50Y



PowerMOS transistor TOPFET high side switch

BUK202-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	9	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_F	Continuous load current	20	A
T_J	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	38	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET high side switch

BUK202-50X

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	20	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.7	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance³					
$R_{th \text{ j-mb}}$	Junction to mounting base	-	-	0.8	1	K/W
$R_{th \text{ j-a}}$	Junction to ambient	in free air	-	60	75	K/W

¹ Reverse battery voltage is allowed only with external ground, input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

PowerMOS transistor TOPFET high side switch

BUK202-50X

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{BG}	Clamping voltages Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
V_{BG}	Supply voltage Operating range ¹	battery to ground -	5	-	40	V
I_L	Currents Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	9	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
R_{ON}	Resistances On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	28	38	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	36	48	$\text{m}\Omega$

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

PowerMOS transistor TOPFET high side switch

BUK202-50X

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	150	450	750	mA
	Open circuit load	0	1	0				
$T_{I(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
R_S	Application information External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 230 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

PowerMOS transistor

TOPFET high side switch

BUK202-50X

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
t_{dsc}	Short circuit load protection ² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{dsc}$	-	50	-	A
$I_{L(lim)}$	Overload protection ³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	34	45	64	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	0.7	2	V/ μs
t_{on}	Total switching time	to 90% V_L	-	140	-	μs
t_{doff}	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	40	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	0.7	2	V/ μs
t_{off}	Total switching time	to 10% V_L	-	70	-	μs

CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	500	700	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF







1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.







PowerMOS transistor
TOPFET high side switch

BUK202-50X









PowerMOS transistor
TOPFET high side switch

BUK202-50X









PowerMOS transistor
TOPFET high side switch

BUK202-50X



PowerMOS transistor
TOPFET high side switch

BUK202-50X



PowerMOS transistor
TOPFET high side switch

BUK202-50X




Fig. 28. Typical negative load clamping voltage.
 $V_{LG} = f(T_J)$; parameter I_L ; condition $V_{IG} = 0\text{ V}$.




Fig. 31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0\text{ V}$, $T_J = 25\text{ °C}$




Fig. 29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_J)$; parameter I_L ; condition $I_{IG} = 5\text{ mA}$.




Fig. 32. Typical output capacitance. $T_{mb} = 25\text{ °C}$
 $C_{bf} = f(V_{BL})$; conditions $f = 1\text{ MHz}$, $V_{IG} = 0\text{ V}$




Fig. 30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0\text{ A}$, $T_J = 25\text{ °C}$








Fig. 33. Typical overload characteristic, $T_{mb} = 25\text{ °C}$.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13\text{ V}$; parameter t_p

PowerMOS transistor
TOPFET high side switch

BUK202-50X



PowerMOS transistor TOPFET high side switch

BUK202-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	9	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	20	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	38	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



**PowerMOS transistor
TOPFET high side switch**
BUK202-50Y
LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	20	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.7	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance³ Junction to mounting base	-	-	0.8	1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	75	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(ro)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

**PowerMOS transistor
TOPFET high side switch**
BUK202-50Y
STATIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	9	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	28	38	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	36	48	$\text{m}\Omega$
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = -5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the supply when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the supply with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

PowerMOS transistor TOPFET high side switch

BUK202-50Y

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	150	450	750	mA
	Open circuit load	0	1	0				
$T_{j(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25$ °C.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_s = 100$ μ A; $V_{IG} = 0$ V	6	7	8	V
V_{SG}	Status low voltage	$I_s = 50$ μ A; $V_{BG} = 13$ V; $V_{IG} = 5$ V	-	0.7	0.8	V
I_s	Status leakage current	$V_{SG} = 5$ V	-	0.1	1	μ A
I_s	Status saturation current ⁷	$V_{SS} = 5$ V; $R_s = 0$ Ω ; $V_{BG} = 13$ V	-	5	-	mA
R_s	Application information External pull-up resistor ⁸	$V_{SS} = 5$ V	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 230 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

PowerMOS transistor
TOPFET high side switch

BUK202-50Y

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\text{ sc}}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{d\text{ sc}}$	-	50	-	A
$I_{L(\text{lim})}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	34	45	64	A

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$	-	16	-	μs
$dV/dt_{\text{ on}}$	Rate of rise of load voltage	to 10% V_L	-	0.7	2	V/ μs
$t_{\text{ on}}$	Total switching time	to 90% V_L	-	140	-	μs
$t_{d\text{ off}}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$	-	40	-	μs
$dV/dt_{\text{ off}}$	Rate of fall of load voltage	to 90% V_L	-	0.7	2	V/ μs
$t_{\text{ off}}$	Total switching time	to 10% V_L	-	70	-	μs

CAPACITANCES $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	500	700	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(\text{TO})}$, the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor
TOPFET high side switch

BUK202-50Y




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; parameter $V_{BG} = 13\text{ V}$, $t_p = 250\text{ }\mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 10\text{ A}$, $t_p = 300\text{ }\mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300\text{ }\mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 2\text{ A}$

PowerMOS transistor
TOPFET high side switch

BUK202-50Y



PowerMOS transistor
TOPFET high side switch

BUK202-50Y




Fig. 16. Typical input threshold voltages.
 $V_{IG} = f(T_j)$; conditions $V_{BG} = 13\text{ V}$, $I_L = 100\text{ mA}$




Fig. 19. Typical status leakage current.
 $I_S = f(T_j)$; conditions $V_{SG} = 5\text{ V}$, $V_{IG} = V_{BG} = 0\text{ V}$




Fig. 17. Typical input clamping voltage.
 $V_{IG} = f(T_j)$; conditions $I_I = 200\text{ }\mu\text{A}$, $V_{BG} = 13\text{ V}$




Fig. 20. Typical status low characteristic, $T_j = 25\text{ }^\circ\text{C}$.
 $I_S = f(V_{SG})$; conditions $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$, $I_L = 0\text{ A}$




Fig. 18. Typical status characteristic, $T_j = 25\text{ }^\circ\text{C}$.
 $I_S = f(V_{SG})$; conditions $V_{IG} = V_{BG} = 0\text{ V}$










Fig. 21. Typical status low voltage, $V_{SG} = f(T_j)$.
conditions $I_S = 50\text{ }\mu\text{A}$, $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$, $I_L = 0\text{ A}$

PowerMOS transistor
TOPFET high side switch

BUK202-50Y



PowerMOS transistor
TOPFET high side switch

BUK202-50Y




Fig. 28. Typical negative load clamping voltage.
 $V_{LG} = f(T_j)$; parameter I_L ; condition $V_{IG} = 0 \text{ V}$.




Fig. 31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0 \text{ V}$, $T_j = 25 \text{ °C}$




Fig. 29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_j)$; parameter I_L ; condition $I_{IG} = 5 \text{ mA}$.




Fig. 32. Typical output capacitance. $T_{mb} = 25 \text{ °C}$
 $C_{bl} = f(V_{BL})$; conditions $f = 1 \text{ MHz}$, $V_{IG} = 0 \text{ V}$




Fig. 30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0 \text{ A}$, $T_j = 25 \text{ °C}$








Fig. 33. Typical overload characteristic, $T_{mb} = 25 \text{ °C}$.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13 \text{ V}$; parameter t_p

PowerMOS transistor
TOPFET high side switch

BUK202-50Y



PowerMOS transistor TOPFET high side switch

BUK203-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	1.6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	4	A
T_J	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	220	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET high side switch

BUK203-50X

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	4	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	50	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
I_i	Input and status Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
E_{BL}	Inductive load clamping Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.4	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance³ Junction to mounting base	-	-	2	2.5	K/W
$R_{th \text{ j-a}}$	Junction to ambient	in free air	-	60	75	K/W

1 Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

2 For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(OT)}$ the over temperature trip operates to protect the switch.

3 Of the output Power MOS transistor.

PowerMOS transistor TOPFET high side switch

BUK203-50X

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ °C}$	1.6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	160	220	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 0.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	225	320	$\text{m}\Omega$

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_I	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_I = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

PowerMOS transistor TOPFET high side switch

BUK203-50X

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	30	90	150	mA
	Open circuit load	0	1	0				
$T_{j(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LF)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 25 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

PowerMOS transistor

TOPFET high side switch

BUK203-50X

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
t_{dsc}	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{dsc}$	-	17	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	12	15	22	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1.3	3	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
t_{doff}	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	20	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.6	3	V/ μs
t_{off}	Total switching time	to 10% V_L	-	35	-	μs

CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	120	170	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF







1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.







PowerMOS transistor
TOPFET high side switch

BUK203-50X









PowerMOS transistor
TOPFET high side switch

BUK203-50X









PowerMOS transistor
TOPFET high side switch

BUK203-50X









PowerMOS transistor
TOPFET high side switch

BUK203-50X







PowerMOS transistor
TOPFET high side switch

BUK203-50X



PowerMOS transistor
TOPFET high side switch

BUK203-50X



PowerMOS transistor TOPFET high side switch

BUK203-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	1.6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	4	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	220	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

PIN CONFIGURATION



SYMBOL



PowerMOS transistor TOPFET high side switch

BUK203-50Y

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$ $-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage Continuous reverse supply voltage	External resistors: $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$ $R_I = R_S \geq 4.7 \text{ k}\Omega$	- -	32 16	V V
I_L P_D T_{stg} T_j T_{sold}	Continuous load current Total power dissipation Storage temperature Continuous junction temperature ² Lead temperature	$T_{mb} \leq 110 \text{ }^\circ\text{C}$ $T_{mb} \leq 25 \text{ }^\circ\text{C}$ - - during soldering	- - -55 - -	4 50 175 150 250	A W $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$
I_i I_s I_i I_s	Input and status Continuous input current Continuous status current Repetitive peak input current Repetitive peak status current	- - $\delta \leq 0.1$ $\delta \leq 0.1$	-5 -5 -20 -20	5 5 20 20	mA mA mA mA
E_{BL}	Inductive load clamping Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.4	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$ $R_{th \text{ j-a}}$	Thermal resistance³ Junction to mounting base Junction to ambient	- in free air	- -	2 60	2.5 75	K/W K/W

1 Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

2 For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

3 Of the output Power MOS transistor.

PowerMOS transistor TOPFET high side switch

BUK203-50Y

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	1.6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	160	220	m Ω
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 0.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	225	320	m Ω
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

¹ On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

² Defined as in ISO 10483-1.

³ This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

⁴ This is the continuous current drawn from the battery with no load connected, but with the input high.

⁵ The measured current is in the load pin only.

⁶ The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

PowerMOS transistor TOPFET high side switch

BUK203-50Y

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	30	90	150	mA
	Open circuit load	0	1	0				
$T_{j(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}; V_{IG} = 0\ \text{V}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}; V_{IG} = 5\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	5	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 25 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.7 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

**PowerMOS transistor
TOPFET high side switch**
BUK203-50Y
DYNAMIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
t_{dsc}	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{dsc}$	-	17	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	12	15	22	A

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{don}	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1.3	3	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
t_{doff}	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	20	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.6	3	V/ μs
t_{off}	Total switching time	to 10% V_L	-	35	-	μs

CAPACITANCES
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	120	170	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF







1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor
TOPFET high side switch

BUK203-50Y



PowerMOS transistor
TOPFET high side switch

BUK203-50Y




Fig. 10. Typical supply characteristics, 25°C .
 $I_G = f(V_{BG})$; parameter V_{IG}




Fig. 13. Typical off-state leakage current.
 $I_L = f(T_j)$; conditions: $V_{BL} = 13\text{ V} = V_{BG}$; $V_{IG} = 0\text{ V}$.




Fig. 11. Typical operating supply current.
 $I_G = f(T_j)$; parameter V_{BG} ; condition $V_{IG} = 5\text{ V}$




Fig. 14. Typical input characteristics, $T_j = 25^\circ\text{C}$.
 $I_i = f(V_{IG})$; parameter V_{BG}




Fig. 12. Typical supply quiescent current.
 $I_B = f(T_j)$; condition $V_{BG} = 13\text{ V}$, $V_{IG} = 0\text{ V}$, $V_{LG} = 0\text{ V}$










Fig. 15. Typical input current, $T_j = 25^\circ\text{C}$.
 $I_i = f(V_{BG})$; condition $V_{IG} = 5\text{ V}$







PowerMOS transistor
TOPFET high side switch

BUK203-50Y









PowerMOS transistor
TOFET high side switch

BUK203-50Y







PowerMOS transistor
TOPFET high side switch

BUK203-50Y



PowerMOS transistor
TOPFET high side switch

BUK203-50Y



**TOPFET high side switch
SMD version of BUK200-50X**

BUK204-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	3.5	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_T	Continuous load current	10	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	100	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor

FUNCTIONAL BLOCK DIAGRAM




Fig. 1. Elements of the TOPFET HSS.

PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION




Fig. 2.

SYMBOL




Fig. 3.

TOPFET high side switch

SMD version of BUK200-50X

BUK204-50X

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	10	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	62.5	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_J	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_I	Continuous input current	-	-5	5	mA
I_S	Continuous status current	-	-5	5	mA
I_I	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_S	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance³					
$R_{th \text{ j-mb}}$	Junction to mounting base	-	-	1.5	2	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_J is allowed as an overload condition but at the threshold $T_{J(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

TOPFET high side switch
SMD version of BUK200-50X
BUK204-50X
STATIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Clamping voltages					
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
	Supply voltage	battery to ground				
V_{BG}	Operating range ¹	-	5	-	40	V
	Currents	$V_{BG} = 13\text{ V}$				
I_L	Nominal load current ²	$V_{BL} = 0.5\text{ V}; T_{mb} = 85\text{ }^{\circ}\text{C}$	3.5	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}; V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}; I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}; V_{IG} = 0\text{ V}$	-	0.1	1	μA
	Resistances					
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}; I_L = 5\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	77	100	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}; I_L = 1\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	116	150	$\text{m}\Omega$

INPUT CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}; V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOPFET high side switch

SMD version of BUK200-50X

BUK204-50X

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	50	200	350	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	8.5	10.3	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 80 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch
SMD version of BUK200-50X
BUK204-50X
DYNAMIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	35	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 8.5\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	23	33	43	A

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	330	460	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(TO)}$, the device remains in current limiting until the overtemperature protection operates.

TOPFET high side switch
SMD version of BUK200-50X

BUK204-50X




Fig.4. High side switch measurements schematic. (current and voltage conventions)




Fig.7. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250\text{ }\mu\text{s}$




Fig.5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig.8. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$




Fig.6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig.9. Typical on-state resistance, $t_p = 300\text{ }\mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 1\text{ A}$







TOFET high side switch
SMD version of BUK200-50X

BUK204-50X



TOPFET high side switch
SMD version of BUK200-50X

BUK204-50X



TOPFET high side switch
SMD version of BUK200-50X

BUK204-50X




Fig.22. Typical status clamping voltage, $V_{SG} = f(T_j)$.
conditions $I_S = 100 \mu A$, $V_{BG} = 13 V$




Fig.25. Supply typical overvoltage thresholds.
 $V_{BG(LP)} = f(T_j)$; conditions $V_{IG} = 5 V$; $I_L = 50 mA$




Fig.23. Low load current detection threshold.
 $I_{L(OC)} = f(T_j)$; conditions $V_{IG} = 5 V$; $V_{BG} = 13 V$




Fig.26. Typical battery to ground clamping voltage.
 $V_{BG} = f(T_j)$; parameter I_G




Fig.24. Supply typical undervoltage thresholds.
 $V_{BG(TO)} = f(T_j)$; conditions $V_{IG} = 3 V$; $I_L = 50 mA$




Fig.27. Typical negative load clamping characteristic.
 $I_L = f(V_{LG})$; conditions $V_{IG} = 0 V$, $t_p = 300 \mu s$, $25^\circ C$

TOPFET high side switch
SMD version of BUK200-50X

BUK204-50X




Fig.28. Typical negative load clamping voltage. $V_{LG} = f(T_j)$; parameter I_L ; condition $V_{IG} = 0 \text{ V}$.




Fig.31. Typical reverse diode characteristic. $I_L = f(V_{BL})$; conditions $V_{IG} = 0 \text{ V}$, $T_j = 25 \text{ }^\circ\text{C}$




Fig.29. Typical battery to load clamping voltage. $V_{BL} = f(T_j)$; parameter I_L ; condition $I_G = 5 \text{ mA}$.




Fig.32. Typical output capacitance. $T_{mb} = 25 \text{ }^\circ\text{C}$
 $C_{bl} = f(V_{BL})$; conditions $f = 1 \text{ MHz}$, $V_{IG} = 0 \text{ V}$




Fig.30. Typical reverse battery characteristic. $I_G = f(V_{BG})$; conditions $I_L = 0 \text{ A}$, $T_j = 25 \text{ }^\circ\text{C}$








Fig.33. Typical overload characteristic, $T_{mb} = 25 \text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; condition $V_{BG} = 13 \text{ V}$; parameter t_p

TOPFET high side switch
SMD version of BUK200-50X

BUK204-50X



**TOPFET high side switch
SMD version of BUK200-50Y**

BUK204-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	3.5	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	10	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	100	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION



SYMBOL



TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	10	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	62.5	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
I_i	Input and status Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
E_{BL}	Inductive load clamping Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance³ Junction to mounting base	-	-	1.5	2	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

TOPFET high side switch

SMD version of BUK200-50Y

BUK204-50Y

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	3.5	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	77	100	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 1\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	116	150	$\text{m}\Omega$
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_I	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_I = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOFET high side switch

SMD version of BUK200-50Y

BUK204-50Y

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	50	200	350	mA
	Open circuit load	0	1	0				
$T_{I(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	8.5	10.3	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$; $V_{IG} = 0\ \text{V}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}$; $V_{BG} = 13\ \text{V}$; $V_{IG} = 5\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}$; $R_S = 0\ \Omega$; $V_{BG} = 13\ \text{V}$	-	5	-	mA
R_S	Application information External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 80 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.7 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	35	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 8.5\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	23	33	43	A

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	330	460	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.

TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250 \mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 5 \text{ A}$; $t_p = 300 \mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5 \text{ V}$, $V_{BG} = 13 \text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300 \mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 1 \text{ A}$







TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y









TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y



TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y



TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y




Fig.28. Typical negative load clamping voltage.
 $V_{LG} = f(T_j)$; parameter I_L ; condition $V_{IG} = 0$ V.




Fig.31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0$ V, $T_j = 25$ °C




Fig.29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_j)$; parameter I_L ; condition $I_G = 5$ mA.




Fig.32. Typical output capacitance. $T_{mb} = 25$ °C
 $C_{bl} = f(V_{BL})$; conditions $f = 1$ MHz, $V_{IG} = 0$ V




Fig.30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0$ A, $T_j = 25$ °C








Fig.33. Typical overload characteristic, $T_{mb} = 25$ °C.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13$ V; parameter t_p

TOPFET high side switch
SMD version of BUK200-50Y

BUK204-50Y



**TOPFET high side switch
SMD version of BUK201-50X**

BUK205-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	15	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	60	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION



SYMBOL



TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	15	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	83.3	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance³ Junction to mounting base	-	-	1.2	1.5	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}; T_{mb} = 85\text{ °C}$	6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}; V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}; I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}; V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}; I_L = 7.5\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	45	60	m Ω
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}; I_L = 1.5\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	70	90	m Ω

INPUT CHARACTERISTICS

$T_{mb} = 25\text{ °C}; V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOPFET high side switch

SMD version of BUK201-50X

BUK205-50X

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	100	350	600	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_s = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_s = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_s	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_s	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_s = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	Application information					
R_s	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 140 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X

DYNAMIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 7.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	42	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	28	40	52	A

SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES

$T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	415	580	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF







1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(RO)}$, the device remains in current limiting until the overtemperature protection operates.







TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X









TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X









TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X









TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X



TOFET high side switch
SMD version of BUK201-50X

BUK205-50X



TOPFET high side switch
SMD version of BUK201-50X

BUK205-50X




Fig.34. Typical overload current, $V_{BL} = 9$ V.
 $I_L = f(T_{mb})$; conditions $V_{BG} = 13$ V; $t_p = 300$ μ s




Fig.36. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(T_{mb})$; condition $V_{BG} = 13$ V




Fig.35. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(V_{BG})$; condition $T_{mb} = 25$ °C




Fig.37. Transient thermal impedance.
 $Z_{th j-mb} = f(t)$; parameter $D = \frac{t_p}{T}$

TOPFET high side switch SMD version of BUK201-50Y

BUK205-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	15	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	60	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION



SYMBOL



TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 115 \text{ }^\circ\text{C}$	-	15	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	83.3	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_S	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_S	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.2	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance³ Junction to mounting base	-	-	1.2	1.5	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

TOPFET high side switch

SMD version of BUK201-50Y

BUK205-50Y

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 7.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	45	60	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 1.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	70	90	$\text{m}\Omega$
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

¹ On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

² Defined as in ISO 10483-1.

³ This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

⁴ This is the continuous current drawn from the battery with no load connected, but with the input high.

⁵ The measured current is in the load pin only.

⁶ The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOPFET high side switch

SMD version of BUK201-50Y

BUK205-50Y

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	100	350	600	mA
	Open circuit load	0	1	0				
$T_{j(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}; V_{IG} = 0\ \text{V}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}; V_{IG} = 5\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	5	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 140 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.7 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 7.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	90	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	42	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	28	40	52	A

SWITCHING CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage	to 10% V_L	-	1	2.5	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$	-	30	-	μs
dV/dt_{off}	Rate of fall of load voltage	to 90% V_L	-	1.2	2.5	V/ μs
t_{off}	Total switching time	to 10% V_L	-	50	-	μs

CAPACITANCES $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	415	580	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(TO)}$, the device remains in current limiting until the overtemperature protection operates.

TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, T_j = 25 °C. I_L = f(V_{BL}); parameter V_{BG}; t_p = 250 μs




Fig. 5. Normalised limiting power dissipation. P_D% = 100 · P_D / P_D(25 °C) = f(T_{mb})




Fig. 8. Typical on-state resistance, T_j = 25 °C. R_{ON} = f(V_{BG}); conditions: I_L = 7.5 A; t_p = 300 μs




Fig. 6. Limiting continuous on-state load current. I_L = f(T_{mb}); conditions: V_{IG} = 5 V, V_{BG} = 13 V










Fig. 9. Typical on-state resistance, t_p = 300 μs. R_{ON} = f(T_j); parameter V_{BG}; condition I_L = 1.5 A







TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y









TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y



TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y



TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y




Fig.28. Typical negative load clamping voltage.
 $V_{LG} = f(T_j)$; parameter I_L ; condition $V_{IG} = 0 V$.




Fig.31. Typical reverse diode characteristic.
 $I_L = f(V_{LB})$; conditions $V_{IG} = 0 V$, $T_j = 25 ^\circ C$




Fig.29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_j)$; parameter I_L ; condition $I_G = 5 mA$.




Fig.32. Typical output capacitance, $T_{mb} = 25 ^\circ C$
 $C_{bl} = f(V_{LB})$; conditions $f = 1 MHz$, $V_{IG} = 0 V$




Fig.30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0 A$, $T_j = 25 ^\circ C$








Fig.33. Typical overload characteristic, $T_{mb} = 25 ^\circ C$.
 $I_L = f(V_{LB})$; condition $V_{BG} = 13 V$; parameter t_p

TOPFET high side switch
SMD version of BUK201-50Y

BUK205-50Y



**TOPFET high side switch
SMD version of BUK202-50X**

BUK206-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	9	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	20	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	38	mΩ

FUNCTIONAL BLOCK DIAGRAM




Fig.1. Elements of the TOPFET HSS.

PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION




Fig. 2.

SYMBOL




Fig. 3.

TOPFET high side switch

SMD version of BUK202-50X

BUK206-50X

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	20	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.7	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance³ Junction to mounting base	-	-	0.8	1	K/W

¹ Reverse battery voltage is allowed only with external ground, input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(TO)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

TOPFET high side switch SMD version of BUK202-50X

BUK206-50X

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{BG}	Clamping voltages Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
V_{BG}	Supply voltage Operating range ¹	battery to ground -	5	-	40	V
I_L	Currents Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	9	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
R_{ON}	Resistances On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	28	38	m Ω
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	36	48	m Ω

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	150	450	750	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS
 $T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 230 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X

DYNAMIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	50	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	34	45	64	A

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage	to 10% V_L	-	0.7	2	V/ μs
t_{on}	Total switching time	to 90% V_L	-	140	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$	-	40	-	μs
dV/dt_{off}	Rate of fall of load voltage	to 90% V_L	-	0.7	2	V/ μs
t_{off}	Total switching time	to 10% V_L	-	70	-	μs

CAPACITANCES
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	500	700	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.

TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X




Fig.4. High side switch measurements schematic. (current and voltage conventions)




Fig.7. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250\text{ }\mu\text{s}$




Fig.5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig.8. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$




Fig.6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig.9. Typical on-state resistance, $t_p = 300\text{ }\mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 2\text{ A}$







TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X









TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X









TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X



TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X



TOPFET high side switch
SMD version of BUK202-50X

BUK206-50X




Fig.34. Typical overload current, $V_{BL} = 9\text{ V}$.
 $I_L = f(T_{mb})$; conditions $V_{BG} = 13\text{ V}$; $t_p = 100\ \mu\text{s}$




Fig.36. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(T_{mb})$; condition $V_{BG} = 13\text{ V}$




Fig.35. Typical short circuit load threshold voltage.
 $V_{BL(TO)} = f(V_{BG})$; condition $T_{mb} = 25\text{ }^\circ\text{C}$




Fig.37. Transient thermal impedance.
 $Z_{th\ j-mb} = f(t)$; parameter $D = t_p/T$

**TOPFET high side switch
SMD version of BUK202-50Y**

BUK206-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	9	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	20	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	38	mΩ


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION



SYMBOL



TOPFET high side switch

SMD version of BUK202-50Y

BUK206-50Y

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_1 = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_1 = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	20	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.7	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance³ Junction to mounting base	-	-	0.8	1	K/W

1 Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

2 For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(To)}$ the over temperature trip operates to protect the switch.

3 Of the output Power MOS transistor.

TOPFET high side switch

SMD version of BUK202-50Y

BUK206-50Y

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ °C}$	9	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	28	38	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	36	48	$\text{m}\Omega$
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_I	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_I = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the supply when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the supply with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOPFET high side switch
SMD version of BUK202-50Y

BUK206-50Y

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	150	450	750	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.
For status '0' equals low, '1' equals open or high.
For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}; V_{IG} = 0\ \text{V}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}; V_{IG} = 5\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	5	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 230 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch

SMD version of BUK202-50Y

BUK206-50Y

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 10\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	50	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	34	45	64	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage	to 10% V_L	-	0.7	2	V/ μs
t_{on}	Total switching time	to 90% V_L	-	140	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$	-	40	-	μs
dV/dt_{off}	Rate of fall of load voltage	to 90% V_L	-	0.7	2	V/ μs
t_{off}	Total switching time	to 10% V_L	-	70	-	μs

CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	500	700	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(To)}$, the device remains in current limiting until the overtemperature protection operates.

TOPFET high side switch
SMD version of BUK202-50Y

BUK206-50Y




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250\ \mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 10\text{ A}$; $t_p = 300\ \mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300\ \mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 2\text{ A}$







TOPFET high side switch
SMD version of BUK202-50Y

BUK206-50Y









TOPFET high side switch
SMD version of BUK202-50Y

BUK206-50Y









TOPFET high side switch
SMD version of BUK202-50Y

BUK206-50Y







TOPFET high side switch
SMD version of BUK202-50Y

BUK206-50Y



TOPFET high side switch
SMD version of BUK202-50Y

BUK206-50Y



TOPFET high side switch SMD version of BUK203-50X

BUK207-50X

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	1.6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	4	A
T_j	Continuous junction temperature	150	°C
R_{ON}	On-state resistance	220	mΩ

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION



SYMBOL



TOPFET high side switch

SMD version of BUK203-50X

BUK207-50X

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages ¹ Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	4	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	50	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
I_i	Input and status Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
E_{BL}	Inductive load clamping Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.4	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance ³ Junction to mounting base	-	-	2	2.5	K/W

¹ Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

² For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(OT)}$ the over temperature trip operates to protect the switch.

³ Of the output Power MOS transistor.

TOFET high side switch
SMD version of BUK203-50X

BUK207-50X

STATIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	1.6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	160	220	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 0.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	225	320	$\text{m}\Omega$

INPUT CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_I	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_I = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
ΔV_{IG}	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOPFET high side switch

SMD version of BUK203-50X

BUK207-50X

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	30	90	150	mA
	Open circuit load	0	1	0				
$T_{I(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	μA
I_S	Status saturation current ⁷	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5\ \text{V}$	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 25 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch

SMD version of BUK203-50X

BUK207-50X

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	17	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	12	15	22	A

SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$ to 10% V_L	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage		-	1.3	3	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$ to 90% V_L	-	20	-	μs
dV/dt_{off}	Rate of fall of load voltage		-	1.6	3	V/ μs
t_{off}	Total switching time	to 10% V_L	-	35	-	μs

CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{ob}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	120	170	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(TO)}$, the device remains in current limiting until the overtemperature protection operates.

TOPFET high side switch
SMD version of BUK203-50X

BUK207-50X




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, $T_j = 25\text{ }^\circ\text{C}$. $I_L = f(V_{BL})$; parameter V_{BG} ; $t_p = 250\text{ }\mu\text{s}$




Fig. 5. Normalised limiting power dissipation. $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$. $R_{ON} = f(V_{BG})$; conditions: $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$




Fig. 6. Limiting continuous on-state load current. $I_L = f(T_{mb})$; conditions: $V_{IG} = 5\text{ V}$, $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance, $t_p = 300\text{ }\mu\text{s}$. $R_{ON} = f(T_j)$; parameter V_{BG} ; condition $I_L = 0.5\text{ A}$







TOPFET high side switch
SMD version of BUK203-50X

BUK207-50X









TOPFET high side switch
SMD version of BUK203-50X

BUK207-50X



TOPFET high side switch
SMD version of BUK203-50X

BUK207-50X



TOPFET high side switch
SMD version of BUK203-50X

BUK207-50X




Fig.28. Typical negative load clamping voltage.
 $V_{LG} = f(T_J)$; parameter I_L ; condition $V_{IG} = 0 V$.




Fig.31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0 V$, $T_J = 25 ^\circ C$




Fig.29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_J)$; parameter I_L ; condition $I_G = 5 mA$.




Fig.32. Typical output capacitance. $T_{mb} = 25 ^\circ C$
 $C_{bf} = f(V_{BL})$; conditions $f = 1 MHz$, $V_{IG} = 0 V$




Fig.30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0 A$, $T_J = 25 ^\circ C$








Fig.33. Typical overload characteristic, $T_{mb} = 25 ^\circ C$.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13 V$; parameter t_p

TOPFET high side switch
SMD version of BUK203-50X

BUK207-50X



**TOPFET high side switch
SMD version of BUK203-50Y**

BUK207-50Y

DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic surface mount envelope, configured as a single high side switch.

APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
I_L	Nominal load current (ISO)	1.6	A
SYMBOL	PARAMETER	MAX.	UNIT
V_{BG}	Continuous off-state supply voltage	50	V
I_L	Continuous load current	4	A
T_j	Continuous junction temperature	150	$^{\circ}\text{C}$
R_{ON}	On-state resistance	220	m Ω

FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT426

PIN	DESCRIPTION
1	Ground
2	Input
3	(connected to mb)
4	Status
5	Load
mb	Battery

PIN CONFIGURATION



SYMBOL



TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BG}	Battery voltages Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	Reverse battery voltages¹ Repetitive peak supply voltage	External resistors: $R_I = R_S \geq 4.7 \text{ k}\Omega$, $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
I_L	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	4	A
P_D	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	50	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Continuous junction temperature ²	-	-	150	$^\circ\text{C}$
T_{sold}	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	Input and status				
I_i	Continuous input current	-	-5	5	mA
I_s	Continuous status current	-	-5	5	mA
I_i	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
I_s	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	Inductive load clamping				
E_{BL}	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.4	J

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$; $R = 1.5 \text{ k}\Omega$	-	2	kV

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance³ Junction to mounting base	-	-	2	2.5	K/W

1 Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

2 For normal continuous operation. A higher T_j is allowed as an overload condition but at the threshold $T_{j(RO)}$ the over temperature trip operates to protect the switch.

3 Of the output Power MOS transistor.

TOPFET high side switch

SMD version of BUK203-50Y

BUK207-50Y

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clamping voltages						
V_{BG}	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
V_{BL}	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
Supply voltage						
V_{BG}	Operating range ¹	battery to ground -	5	-	40	V
Currents						
I_L	Nominal load current ²	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$; $T_{mb} = 85\text{ }^{\circ}\text{C}$	1.6	-	-	A
I_B	Quiescent current ³	$V_{IG} = 0\text{ V}$; $V_{LG} = 0\text{ V}$	-	0.1	2	μA
I_G	Operating current ⁴	$V_{IG} = 5\text{ V}$; $I_L = 0\text{ A}$	1.5	2.2	4	mA
I_L	Off-state load current ⁵	$V_{BL} = 13\text{ V}$; $V_{IG} = 0\text{ V}$	-	0.1	1	μA
Resistances						
R_{ON}	On-state resistance ⁶	$V_{BG} = 13\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	160	220	$\text{m}\Omega$
R_{ON}	On-state resistance	$V_{BG} = 5\text{ V}$; $I_L = 0.5\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	-	225	320	$\text{m}\Omega$
R_G	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	Ω

INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_i	Input current	$V_{IG} = 5\text{ V}$	35	60	100	μA
V_{IG}	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the R_{ON} tests are continuous. The specified pulse duration t_p refers only to the applied load current.

TOPFET high side switch

SMD version of BUK203-50Y

BUK207-50Y

PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load ¹	1	0	1	30	90	150	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature ²	1	0	0	150	175	-	°C
	Over temperature ³	0	0	0				
$V_{BL(TO)}$	Short circuit load ⁴	1	0	0	9	10.5	12	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage ⁵	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage ⁶	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

STATUS CHARACTERISTICS

$T_{mb} = 25$ °C.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{SG}	Status clamping voltage	$I_S = 100$ μ A; $V_{IG} = 0$ V	6	7	8	V
V_{SG}	Status low voltage	$I_S = 50$ μ A; $V_{BG} = 13$ V; $V_{IG} = 5$ V	-	0.7	0.8	V
I_S	Status leakage current	$V_{SG} = 5$ V	-	0.1	1	μ A
I_S	Status saturation current ⁷	$V_{SS} = 5$ V; $R_S = 0$ Ω ; $V_{BG} = 13$ V	-	5	-	mA
	Application information					
R_S	External pull-up resistor ⁸	$V_{SS} = 5$ V	-	100	-	k Ω

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 25 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.7 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y

DYNAMIC CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	Inductive load turn-off Negative load voltage ¹	$V_{IG} = 0\text{ V}$; $I_L = 2\text{ A}$; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	Short circuit load protection² Response time	$V_{IG} = 5\text{ V}$; $R_L \leq 10\text{ m}\Omega$	-	75	-	μs
I_L	Load current prior to turn-off	$t < t_{d\ sc}$	-	17	-	A
$I_{L(lim)}$	Overload protection³ Load current limiting	$V_{BL} = 9\text{ V}$; $t_p = 300\text{ }\mu\text{s}$	12	15	22	A

SWITCHING CHARACTERISTICS
 $T_{mb} = 25\text{ }^{\circ}\text{C}$, $V_{BG} = 13\text{ V}$, for resistive load $R_L = 13\text{ }\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	During turn-on Delay time	to $V_{IG} = 5\text{ V}$	-	16	-	μs
dV/dt_{on}	Rate of rise of load voltage	to 10% V_L	-	1.3	3	V/ μs
t_{on}	Total switching time	to 90% V_L	-	40	-	μs
$t_{d\ off}$	During turn-off Delay time	to $V_{IG} = 0\text{ V}$	-	20	-	μs
dV/dt_{off}	Rate of fall of load voltage	to 90% V_L	-	1.6	3	V/ μs
t_{off}	Total switching time	to 10% V_L	-	35	-	μs

CAPACITANCES
 $T_{mb} = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$; $V_{IG} = 0\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{ig}	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
C_{bl}	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	120	170	pF
C_{sg}	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF







1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than $V_{BL(RO)}$, the device remains in current limiting until the overtemperature protection operates.







TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y









TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y









TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y



TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y



TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y




Fig.28. Typical negative load clamping voltage.
 $V_{LG} = f(T_j)$; parameter I_L ; condition $V_{IG} = 0 V$.




Fig.31. Typical reverse diode characteristic.
 $I_L = f(V_{BL})$; conditions $V_{IG} = 0 V$, $T_j = 25 ^\circ C$




Fig.29. Typical battery to load clamping voltage.
 $V_{BL} = f(T_j)$; parameter I_L ; condition $I_G = 5 mA$.




Fig.32. Typical output capacitance. $T_{mb} = 25 ^\circ C$
 $C_{bl} = f(V_{BL})$; conditions $f = 1 MHz$, $V_{IG} = 0 V$




Fig.30. Typical reverse battery characteristic.
 $I_G = f(V_{BG})$; conditions $I_L = 0 A$, $T_j = 25 ^\circ C$








Fig.33. Typical overload characteristic, $T_{mb} = 25 ^\circ C$.
 $I_L = f(V_{BL})$; condition $V_{BG} = 13 V$; parameter t_p

TOPFET high side switch
SMD version of BUK203-50Y

BUK207-50Y



PowerMOS transistor

BUK444-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK444	-200A	-200B	
V_{DS}	Drain-source voltage	200	200	V
I_D	Drain current (DC)	5.3	4.7	A
P_{tot}	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.4	0.5	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-200A 5.3	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	-200B 4.7	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	21	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK444-200A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	Ω
		BUK444-200A	-	0.4	0.5	Ω
		BUK444-200B	-	0.4	0.5	Ω

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	5.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	850	pF
C_{oss}	Output capacitance		-	100	160	pF
C_{fss}	Feedback capacitance		-	50	80	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	12	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	45	70	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	80	120	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	5.3	A
I_{DRM}	Pulsed reverse drain current	-	-	-	21	A
V_{SD}	Diode forward voltage	$I_F = 5.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 5.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	150	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.9	-	μC





PowerMOS transistor

BUK444-200A/B

AVALANCHE LIMITING VALUE

$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}$; $V_{DD} \leq 100\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	50	mJ



PowerMOS transistor

BUK444-200A/B




Fig. 5. Typical output characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig. 8. Typical transconductance, $T_j = 25\text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 6. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)} / R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 3.5\text{ A}$; $V_{GS} = 10\text{ V}$




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j










Fig. 10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$

PowerMOS transistor

BUK444-200A/B



PowerMOS transistor

BUK444-800A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK444	-800A	-800B	
V_{DS}	Drain-source voltage	800	800	V
I_D	Drain current (DC)	1.4	1.2	A
P_{tot}	Total power dissipation	30	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	6.0	8.0	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	800	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-800A 1.4	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	-800B 1.2	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	0.9	A
				4.8	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	- 55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R_{thj-hs}	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
R_{thj-a}	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK444-800A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.0\text{ A}$	-	5.0	6.0	Ω
			-	6.0	8.0	Ω

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.0\text{ A}$	1.0	2.3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	450	750	pF
C_{oss}	Output capacitance		-	42	70	pF
C_{rss}	Feedback capacitance		-	15	30	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 1.9\text{ A};$	-	15	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	65	ns
t_f	Turn-off fall time		-	30	40	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	1.4	A
I_{DRM}	Pulsed reverse drain current	-	-	-	5.6	A
V_{SD}	Diode forward voltage	$I_F = 1.4\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
t_{rr}	Reverse recovery time	$I_F = 1.4\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	230	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1.9	-	μC







PowerMOS transistor

BUK444-800A/B





PowerMOS transistor

BUK444-800A/B



PowerMOS transistor

BUK444-800A/B



PowerMOS transistor

BUK445-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK445	-200A	-200B	
V_{DS}	Drain-source voltage	200	200	V
I_D	Drain current (DC)	7.6	7	A
P_{tot}	Total power dissipation	30	30	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.23	0.28	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
				-200A	-200B
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	7.6	7
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	4.8	4.4
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	28
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	30
T_{stg}	Storage temperature	-	- 55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK445-200A/B

STATIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	Ω
		BUK445-200A	-	0.22	0.28	Ω
		BUK445-200B	-			

DYNAMIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	6	8.4	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1400	1750	pF
C_{oss}	Output capacitance		-	190	250	pF
C_{rss}	Feedback capacitance		-	55	80	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	18	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	35	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	85	120	ns
t_f	Turn-off fall time		-	35	50	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	7.6	A
I_{DRM}	Pulsed reverse drain current	-	-	-	30	A
V_{SD}	Diode forward voltage	$I_F = 7.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	$I_F = 7.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	150	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	1.3	-	μC





PowerMOS transistor

BUK445-200A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$; $V_{OD} \leq 100\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ



PowerMOS transistor

BUK445-200A/B





PowerMOS transistor

BUK446-800A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK446	-800A	-800B	
V_{DS}	Drain-source voltage	800	800	V
I_D	Drain current (DC)	2.0	1.7	A
P_{tot}	Total power dissipation	30	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	3	4	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	800	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-800A 2.0	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.3	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	8	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	- 55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.16	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK446-800A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	2	20	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	2.7	3.0	Ω
		BUK446-800A	-	3.5	4.0	Ω
		BUK446-800B	-	3.5	4.0	Ω

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	pF
C_{oss}	Output capacitance		-	80	120	pF
C_{rss}	Feedback capacitance		-	30	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$	-	10	25	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	50	70	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	130	150	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	2.0	A
I_{DRM}	Pulsed reverse drain current	-	-	-	8	A
V_{SD}	Diode forward voltage	$I_F = 2.0\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
t_{rr}	Reverse recovery time	$I_F = 2.0\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1800	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	12	-	μC







PowerMOS transistor

BUK446-800A/B



PowerMOS transistor

BUK446-800A/B



PowerMOS transistor

BUK446-800A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 4$ A; parameter V_{DS}




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

PowerMOS transistor

BUK446-1000B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	1000	V
I_D	Drain current (DC)	1.5	A
P_{tot}	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	5	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	1000	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	1000	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	1.5	A
I_{DM}	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	1.0	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	6	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.16	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK446-1000B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	1000	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	4.5	5.0	Ω

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	pF
C_{oss}	Output capacitance		-	80	120	pF
C_{rss}	Feedback capacitance		-	30	50	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	10	25	ns
t_r	Turn-on rise time		-	50	70	ns
$t_{d\text{ off}}$	Turn-off delay time		-	130	150	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-	-	1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	1.7	A
I_{DRM}	Pulsed reverse drain current	-	-	-	6.8	A
V_{SD}	Diode forward voltage	$I_F = 1.7\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
t_{rr}	Reverse recovery time	$I_F = 1.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1800	-	ns
Q_{rr}	Reverse recovery charge		-	12	-	μC







PowerMOS transistor

BUK446-1000B





PowerMOS transistor

BUK446-1000B



PowerMOS transistor

BUK446-1000B



PowerMOS transistor**BUK451-100A/B****GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.



The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK451			
V_{DS}	Drain-source voltage	-100A 100	-100B 100	V
I_D	Drain current (DC)	3.0	3.0	A
P_{tot}	Total power dissipation	40	40	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.85	1.1	Ω

PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-100A 3.0	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	3.0	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	12	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

PowerMOS transistor

BUK451-100A/B

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	3.75	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	0.75	0.85	Ω
		BUK451-100A	-	0.90	1.10	Ω
		BUK451-100B	-	0.90	1.10	Ω

DYNAMIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	1.3	1.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	160	240	pF
C_{oss}	Output capacitance		-	45	60	pF
C_{rss}	Feedback capacitance		-	16	25	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	4	6	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	15	25	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	10	20	ns
t_f	Turn-off fall time		-	10	20	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	3.0	A
I_{DRM}	Pulsed reverse drain current	-	-	-	12	A
V_{SD}	Diode forward voltage	$I_F = 3.0\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
t_{rr}	Reverse recovery time	$I_F = 3.0\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	100	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	μC

PowerMOS transistor

BUK451-100A/B



PowerMOS transistor

BUK451-100A/B




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig. 10. Gate threshold voltage.
 $V_{GS(TH)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_j = 25\text{ °C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25\text{ °C}$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ °C}} = f(T_j)$; $I_D = 2.5\text{ A}$; $V_{GS} = 5\text{ V}$




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$

PowerMOS transistor

BUK451-100A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 3$ A; parameter V_{DS}




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

PowerMOS transistor

BUK452-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK452	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	15	14	A
P_{tot}	Total power dissipation	60	60	W
T_j	Junction temperature	175	175	$^{\circ}C$
$R_{DS(ON)}$	Drain-source on-state resistance	0.13	0.15	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^{\circ}C$	-	-60A 15	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^{\circ}C$	-	-60B 14	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^{\circ}C$	-	60	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^{\circ}C$	-	60	W
T_{stg}	Storage temperature	-	- 55	175	$^{\circ}C$
T_j	Junction Temperature	-	-	175	$^{\circ}C$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK452-60A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 8.5\text{ A}$	-	0.11	0.13	Ω
		BUK452-60A	-	0.13	0.15	Ω
		BUK452-60B	-	0.13	0.15	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	3.5	4.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	70	100	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	8	14	ns
t_r	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	25	45	ns
$t_{d\text{ off}}$	Turn-off delay time		-	30	45	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS







 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	15	A
I_{DRM}	Pulsed reverse drain current	-	-	-	60	A
V_{SD}	Diode forward voltage	$I_F = 15\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	1.7	V
t_{rr}	Reverse recovery time	$I_F = 15\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.18	-	μC

AVALANCHE LIMITING VALUE







 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 15\text{ A}; V_{DD} \leq 30\text{ V}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ







PowerMOS transistor

BUK452-60A/B



PowerMOS transistor

BUK452-60A/B



PowerMOS transistor

BUK452-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
BUK452				
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	11	10	A
P_{tot}	Total power dissipation	60	60	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.25	0.3	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	11	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7.7	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	44	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK452-100A/B

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5.5\text{ A}$	-	0.22	0.25	Ω
		BUK452-100A	-	0.25	0.3	Ω
		BUK452-100B	-	0.25	0.3	Ω

DYNAMIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	3	4.2	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	9	14	ns
t_r	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	25	40	ns
t_{doff}	Turn-off delay time		-	30	45	ns
t_f	Turn-off fall time		-	20	40	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	11	A
I_{DRM}	Pulsed reverse drain current	-	-	-	44	A
V_{SD}	Diode forward voltage	$I_F = 11\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 11\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	90	-	ns
Q_{rr}	Reverse recovery charge		-	0.35	-	μC







AVALANCHE LIMITING VALUE

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 11\text{ A}; V_{DD} \leq 50\text{ V}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	35	mJ







PowerMOS transistor

BUK452-100A/B



PowerMOS transistor

BUK452-100A/B



PowerMOS transistor

BUK452-100A/B




Fig. 13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$; conditions: $I_D = 11$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating. $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 11$ A




Fig. 14. Typical reverse diode current. $I_F = f(V_{S,DS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit. $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK453-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK453	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	22	20	A
P_{tot}	Total power dissipation	75	75	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.10	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-60A 22	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	15	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	88	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	- 55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK453-60A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}$	-	0.07	0.08	Ω
		BUK453-60A	-	0.08	0.10	Ω
		BUK453-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	4.5	6.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	120	160	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	35	55	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
t_f	Turn-off fall time		-	55	80	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	22	A
I_{DRM}	Pulsed reverse drain current	-	-	-	88	A
V_{SD}	Diode forward voltage	$I_F = 22\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 22\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 22\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor

BUK453-60A/B



PowerMOS transistor

BUK453-60A/B



PowerMOS transistor

BUK453-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 22$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 22$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK453-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK453	-100A	-100B	
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	14	13	A
P_{tot}	Total power dissipation	75	75	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	0.20	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-100A 14	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	-100B 13	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10	A
			-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	- 55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK453-100A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$	-	0.15	0.16	Ω
		BUK453-100A	-	0.15	0.20	Ω
		BUK453-100B	-	0.15	0.20	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}$	4.0	5.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	660	825	pF
C_{oss}	Output capacitance		-	140	200	pF
C_{rss}	Feedback capacitance		-	60	100	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.6	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	70	mJ







PowerMOS transistor

BUK453-100A/B



PowerMOS transistor

BUK453-100A/B



PowerMOS transistor

BUK453-100A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK454-60H

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	41	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	38	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	41	A
I_{Dp}	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	-	60	-	K/W

PowerMOS transistor

BUK454-60H

STATIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	30	38	m Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	7	14	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	900	1600	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{gen} = 50\ \Omega$	-	15	30	ns
t_r	Turn-on rise time		-	55	90	ns
$t_{d\ off}$	Turn-off delay time		-	75	125	ns
t_f	Turn-off fall time		-	60	100	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.30	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	100	mJ







PowerMOS transistor

BUK454-60H



PowerMOS transistor

BUK454-60H



PowerMOS transistor

BUK454-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 41\text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 41\text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK454-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for use in surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	9.2	A
P_{tot}	Total power dissipation	90	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.4	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-200A 9.2	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	6.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	36	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	90	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK454-200A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	μA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	Ω
		BUK454-200A	-	0.4	0.5	Ω
		BUK454-200B	-	0.4	0.5	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	5.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	850	pF
C_{oss}	Output capacitance		-	100	160	pF
C_{rss}	Feedback capacitance		-	50	80	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	12	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	80	120	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	36	A
V_{SD}	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 9.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1.2	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor

BUK454-200A/B



PowerMOS transistor

BUK454-200A/B



PowerMOS transistor

BUK454-200A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 9\text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 9\text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK454-800A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK454			
V_{DS}	Drain-source voltage	-800A 800	-800B 800	V
I_D	Drain current (DC)	2.4	2.0	A
P_{tot}	Total power dissipation	85	85	W
$R_{DS(ON)}$	Drain-source on-state resistance	6	8	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	800	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-800A 2.4	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	1.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	9.5	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	85	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.47	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK454-800A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.0\text{ A}$	-	5	6	Ω
		BUK454-800A	-	5	6	Ω
		BUK454-800B	-	6	8	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.0\text{ A}$	1.0	2.3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	450	750	pF
C_{oss}	Output capacitance		-	42	70	pF
C_{rss}	Feedback capacitance		-	15	30	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 1.9\text{ A};$	-	15	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	65	ns
t_f	Turn-off fall time		-	30	40	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	2.6	A
I_{DRM}	Pulsed reverse drain current	-	-	-	10	A
V_{SD}	Diode forward voltage	$I_F = 2.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
t_{rr}	Reverse recovery time	$I_F = 2.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	230	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1.9	-	μC







PowerMOS transistor

BUK454-800A/B



PowerMOS transistor

BUK454-800A/B



PowerMOS transistor

BUK454-800A/B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 2.4$ A; parameter V_{DS}




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J

PowerMOS transistor

BUK455-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK455	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	41	38	A
P_{tot}	Total power dissipation	125	125	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.038	0.045	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-60A 41	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK455-60A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	0.03	0.038	Ω
		BUK455-60A	-	0.04	0.045	Ω
		BUK455-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
C_{oss}	Output capacitance		-	560	750	pF
C_{rss}	Feedback capacitance		-	300	400	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	125	160	ns
t_f	Turn-off fall time		-	100	130	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-60A/B



PowerMOS transistor

BUK455-60A/B



PowerMOS transistor

BUK455-60A/B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 41 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 41 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_J




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK455-60H

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	45	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	30	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	45	A
$I_{D(peak)}$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	32	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	172	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	- 55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th(j-mb)}$	Thermal resistance junction to mounting base		-	1.2	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient		60	-	K/W

PowerMOS transistor

BUK455-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	24	30	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1600	pF
C_{oss}	Output capacitance		-	470	600	pF
C_{rss}	Feedback capacitance		-	180	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	125	160	ns
t_f	Turn-off fall time		-	100	130	ns
L_{d1}	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_{d2}	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	45	A
I_{DRM}	Pulsed reverse drain current	-	-	-	172	A
V_{SD}	Diode forward voltage	$I_F = 43\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 43\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 43\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-60H



PowerMOS transistor

BUK455-60H



PowerMOS transistor

BUK455-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 43 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 43 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor**BUK455-100A/B****GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.



The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK455	-100A	-100B	
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	26	23	A
P_{tot}	Total power dissipation	125	125	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.1	Ω

PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	-100A 26	A
I_D	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	18	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	104	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	- 55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK455-100A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 13\text{ A}$	-	0.07	0.08	Ω
		BUK455-100A	-	0.08	0.1	Ω
		BUK455-100B	-	0.08	0.1	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	7.0	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
C_{oss}	Output capacitance		-	350	500	pF
C_{rss}	Feedback capacitance		-	100	150	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	100	160	ns
t_f	Turn-off fall time		-	50	80	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	26	A
I_{DRM}	Pulsed reverse drain current	-	-	-	104	A
V_{SD}	Diode forward voltage	$I_F = 26\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 26\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.8	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 26\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-100A/B



PowerMOS transistor

BUK455-100A/B



PowerMOS transistor

BUK455-100A/B




Fig. 13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$; conditions: $I_D = 26$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating. $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 26$ A




Fig. 14. Typical reverse diode current. $I_F = f(V_{S_DS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit. $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK455-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK455	-200A	-200B	
V_{DS}	Drain-source voltage	200	200	V
I_D	Drain current (DC)	14	13	A
P_{tot}	Total power dissipation	125	125	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance;	0.23	0.28	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-200A 14	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	-200B 13	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK455-200A/B

STATIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	Ω
		BUK455-200A	-	0.22	0.28	Ω
		BUK455-200B	-			

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	6.0	8.4	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1400	1750	pF
C_{oss}	Output capacitance		-	190	250	pF
C_{rss}	Feedback capacitance		-	55	80	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	18	30	ns
t_r	Turn-on rise time	$V_{GS} = 30\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	35	60	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	85	120	ns
t_f	Turn-off fall time		-	35	50	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	1.8	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 100\text{ V}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-200A/B



PowerMOS transistor

BUK455-200A/B



PowerMOS transistor

BUK455-200A/B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14$ A




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK456-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK456	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	52	51	A
P_{tot}	Total power dissipation	150	150	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.028	0.03	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-60A 52	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	36	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	208	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK456-60A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 29\text{ A}$	-	0.024	0.028	Ω
		BUK456-60A	-	0.027	0.030	Ω
		BUK456-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 29\text{ A}$	17	22	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	800	1000	pF
C_{rss}	Feedback capacitance		-	270	400	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	20	30	ns
t_r	Turn-on rise time		-	70	100	ns
t_{doff}	Turn-off delay time		-	170	220	ns
t_f	Turn-off fall time		-	120	160	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	52	A
I_{DRM}	Pulsed reverse drain current	-	-	-	208	A
V_{SD}	Diode forward voltage	$I_F = 52\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
t_{rr}	Reverse recovery time	$I_F = 52\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
Q_{rr}	Reverse recovery charge		-	0.4	-	μC







PowerMOS transistor

BUK456-60A/B



PowerMOS transistor

BUK456-60A/B



PowerMOS transistor

BUK456-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 52 A$; parameter V_{DS}




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 V$; parameter T_j

PowerMOS transistor

BUK456-60H

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	60	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	20	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	60	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	46	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	-	-	60	-	K/W

PowerMOS transistor

BUK456-60H

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 25\text{ A}$	-	17	20	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	22	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1600	2200	pF
C_{oss}	Output capacitance		-	800	1000	pF
C_{rss}	Feedback capacitance		-	310	450	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V};$ $R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	30	40	ns
t_r	Turn-on rise time		-	90	120	ns
$t_{d\text{ off}}$	Turn-off delay time		-	190	250	ns
t_f	Turn-off fall time		-	140	180	ns
L_d	Internal drain inductance		Measured from contact screw on tab to centre of die	-	3.5	-
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	50	A
I_{DRM}	Pulsed reverse drain current	-	-	-	200	A
V_{SD}	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
t_{rr}	Reverse recovery time	$I_F = 50\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	250	ns
Q_{rr}	Reverse recovery charge		-	0.4	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 50\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	150	mJ







PowerMOS transistor

BUK456-60H



PowerMOS transistor

BUK456-60H



PowerMOS transistor

BUK456-60H




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 50 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 50 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_J




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK456-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK456	-100A	-100B	
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	34	32	A
P_{tot}	Total power dissipation	150	150	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.057	0.065	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	34	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	24	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	136	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK456-100A/B

STATIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA	100	-	-	V
V _{GS(T0)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA	2.1	3.0	4.0	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 100 V; V _{GS} = 0 V; T _J = 25 °C	-	1	10	µA
I _{DSS}	Zero gate voltage drain current	V _{DS} = 100 V; V _{GS} = 0 V; T _J = 125 °C	-	0.1	1.0	mA
I _{GSS}	Gate source leakage current	V _{GS} = ±30 V; V _{DS} = 0 V	-	10	100	nA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 10 V; I _D = 15 A	-	0.052	0.057	Ω
			-	0.06	0.065	Ω

DYNAMIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 15 A	12	16	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	1500	2000	pF
C _{oss}	Output capacitance		-	450	600	pF
C _{rss}	Feedback capacitance		-	130	200	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 3 A;	-	20	30	ns
t _r	Turn-on rise time	V _{GS} = 10 V;	-	40	60	ns
t _{d off}	Turn-off delay time	R _{gen} = 50 Ω;	-	150	200	ns
t _f	Turn-off fall time	R _{GS} = 50 Ω	-	65	85	ns
L _d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	34	A
I _{DRM}	Pulsed reverse drain current	-	-	-	136	A
V _{SD}	Diode forward voltage	I _F = 34 A; V _{GS} = 0 V	-	1.8	2.5	V
t _{rr}	Reverse recovery time	I _F = 34 A; -di _F /dt = 100 A/µs;	-	100	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = 0 V; V _R = 30 V	-	1.0	-	µC

PowerMOS transistor

BUK456-100A/B




Fig. 1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D25^\circ C} = f(T_{mb})$




Fig. 4. Transient thermal impedance.
 $Z_{th j-mb} = f(t)$; parameter $D = t_p / T$




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D25^\circ C} = f(T_{mb})$; conditions: $V_{GS} \geq 10 \text{ V}$




Fig. 5. Typical output characteristics, $T_j = 25^\circ C$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig. 3. Safe operating area. $T_{mb} = 25^\circ C$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p










Fig. 6. Typical on-state resistance, $T_j = 25^\circ C$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}



PowerMOS transistor

BUK456-100A/B



PowerMOS transistor

BUK456-100A/B



PowerMOS transistor

BUK456-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK456	-200A	-200B	
V_{DS}	Drain-source voltage	200	200	V
I_D	Drain current (DC)	19	17	A
P_{tot}	Total power dissipation	150	150	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	0.2	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-200A 19	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	-200B 17	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	76	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK456-200A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}$	-	0.15	0.16	Ω
		BUK456-200A	-	0.18	0.20	Ω
		BUK456-200B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	8.5	16	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	300	400	pF
C_{rss}	Feedback capacitance		-	60	100	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	20	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V};$	-	40	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega;$	-	145	185	ns
t_f	Turn-off fall time	$R_{GS} = 50\ \Omega$	-	50	70	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	19	A
I_{DRM}	Pulsed reverse drain current	-	-	-	76	A
V_{SD}	Diode forward voltage	$I_F = 19\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.7	V
t_{rr}	Reverse recovery time	$I_F = 19\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	2.5	-	μC







PowerMOS transistor

BUK456-200A/B



PowerMOS transistor

BUK456-200A/B



PowerMOS transistor

BUK456-200A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 19 A$; parameter V_{DS}




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 V$; parameter T_j

PowerMOS transistor

BUK456-800A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK456	-800A	-800B	
V_{DS}	Drain-source voltage	800	800	V
I_D	Drain current (DC)	4	3.5	A
P_{tot}	Total power dissipation	125	125	W
$R_{DS(ON)}$	Drain-source on-state resistance	3	4	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	800	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-800A 4.0	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	16	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK456-800A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	2	20	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	2.7	3.0	Ω
		BUK456-800A	-	2.7	3.0	Ω
		BUK456-800B	-	3.5	4.0	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	pF
C_{oss}	Output capacitance		-	80	120	pF
C_{rss}	Feedback capacitance		-	30	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	10	25	ns
t_r	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	50	70	ns
t_{doff}	Turn-off delay time		-	130	150	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	4.0	A
I_{DRM}	Pulsed reverse drain current	-	-	-	16	A
V_{SD}	Diode forward voltage	$I_F = 4.0\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
t_{rr}	Reverse recovery time	$I_F = 4.0\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1800	-	ns
Q_{rr}	Reverse recovery charge		-	12	-	μC







PowerMOS transistor

BUK456-800A/B





PowerMOS transistor

BUK456-800A/B



PowerMOS transistor

BUK456-800A/B



PowerMOS transistor

BUK456-1000B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	1000	V
I_D	Drain current (DC)	3.1	A
P_{tot}	Total power dissipation	125	W
$R_{DS(ON)}$	Drain-source on-state resistance	5	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	1000	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	1000	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	3.1	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.0	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	12	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

BUK456-1000B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	1000	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	4.5	5.0	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	pF
C_{oss}	Output capacitance		-	80	120	pF
C_{rss}	Feedback capacitance		-	30	50	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	10	25	ns
t_r	Turn-on rise time		-	50	70	ns
$t_{d\text{ off}}$	Turn-off delay time		-	130	150	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	3.5	A
I_{DRM}	Pulsed reverse drain current	-	-	-	14	A
V_{SD}	Diode forward voltage	$I_F = 3.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
t_{rr}	Reverse recovery time	$I_F = 3.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1800	-	ns
Q_{rr}	Reverse recovery charge	$I_F = 3.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	12	-	μC







PowerMOS transistor

BUK456-1000B



PowerMOS transistor

BUK456-1000B



PowerMOS transistor

BUK456-1000B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 3.5$ A; parameter V_{DS}




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

PowerMOS transistor

BUK462-60A

mGENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	15	A
P_{tot}	Total power dissipation	60	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.13	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	15	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	11	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see fig. 18).	-	50	-	K/W

PowerMOS transistor

BUK462-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 8.5\text{ A}$	-	0.11	0.13	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	3.5	4.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	70	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	8	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	45	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	15	A
I_{DRM}	Pulsed reverse drain current	-	-	-	60	A
V_{SD}	Diode forward voltage	$I_F = 15\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	1.7	V
t_{rr}	Reverse recovery time	$I_F = 15\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.18	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 15\text{ A}; V_{DD} \leq 30\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ







PowerMOS transistor

BUK462-60A



PowerMOS transistor

BUK462-60A



PowerMOS transistor

BUK462-60A




Fig. 13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$; conditions: $I_D = 15$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating. $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 15$ A




Fig. 14. Typical reverse diode current. $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit. $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK462-100A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	11	A
P_{tot}	Total power dissipation	60	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.25	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	11	A
I_{DM}	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7.7	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	44	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint FR4 board (see fig. 18.)	-	50	-	K/W

PowerMOS transistor

BUK462-100A

STATIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5.5\text{ A}$	-	0.22	0.25	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	3	4.2	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	9	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	25	40	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	30	45	ns
t_f	Turn-off fall time		-	20	40	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	11	A
I_{DRM}	Pulsed reverse drain current	-	-	-	44	A
V_{SD}	Diode forward voltage	$I_F = 11\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 11\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.35	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 11\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	35	mJ







PowerMOS transistor

BUK462-100A



PowerMOS transistor

BUK462-100A



PowerMOS transistor

BUK462-100A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 11 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 11 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_DS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK463-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK463	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	22	20	A
P_{tot}	Total power dissipation	75	75	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.10	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-60A 22	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	-60B 15	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	88	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base	-	-	2.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	50	-	K/W

PowerMOS transistor

BUK463-60A/B

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D =$ BUK463-60A BUK463-60B	-	0.07	0.08	Ω
		10 A	-	0.08	0.10	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	4.5	6.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	120	160	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	35	55	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
t_f	Turn-off fall time		-	55	80	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	22	A
I_{DRM}	Pulsed reverse drain current	-	-	-	88	A
V_{SD}	Diode forward voltage	$I_F = 22\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 22\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 22\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor

BUK463-60A/B



PowerMOS transistor

BUK463-60A/B



PowerMOS transistor

BUK463-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 22 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 22 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS}' / (BV_{DSS}' - V_{DD})$

PowerMOS transistor

BUK463-100A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	14	A
P_{tot}	Total power dissipation	75	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	14	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	10	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base	-	-	-	2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient	minimum footprint FR4 board (see fig. 18)	-	50	-	K/W

PowerMOS transistor

BUK463-100A

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$	-	0.15	0.16	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}$	4.0	5.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	660	825	pF
C_{oss}	Output capacitance		-	140	200	pF
C_{rss}	Feedback capacitance		-	60	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.6	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	70	mJ







PowerMOS transistor

BUK463-100A



PowerMOS transistor

BUK463-100A



PowerMOS transistor

BUK463-100A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 14$ A




Fig.14. Typical reverse diode current.
 $I_F = f(v_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK464-60H

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	41	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	38	mΩ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	41	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
R_{th-jmb}	Thermal resistance junction to mounting base	-	-	1.2	K/W
R_{th-ja}	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	50	-	K/W

PowerMOS transistor

BUK464-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	30	38	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	7	14	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	900	1600	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	55	90	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	75	125	ns
t_f	Turn-off fall time		-	60	100	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK464-60H



PowerMOS transistor

BUK464-60H



PowerMOS transistor

BUK464-60H




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 41 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 41 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK464-200A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	9.2	A
P_{tot}	Total power dissipation	90	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.4	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	9.2	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	6.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	36	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	90	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	-	50	-	K/W

PowerMOS transistor

BUK464-200A

STATIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	5.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	850	pF
C_{oss}	Output capacitance		-	100	160	pF
C_{rss}	Feedback capacitance		-	50	80	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	12	20	ns
t_r	Turn-on rise time	$R_{gen} = 50\ \Omega$	-	45	70	ns
$t_{d\ off}$	Turn-off delay time		-	80	120	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	36	A
V_{SD}	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 9.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	180	-	ns
Q_{rr}	Reverse recovery charge		-	1.2	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	50	mJ







PowerMOS transistor

BUK464-200A



PowerMOS transistor

BUK464-200A



PowerMOS transistor

BUK464-200A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 9.2 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 9 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK465-60A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	-60A	
I_D	Drain current (DC)	60	V
P_{tot}	Total power dissipation	41	A
T_j	Junction temperature	125	W
$R_{DS(ON)}$	Drain-source on-state resistance	175	°C
		0.038	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	41	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 boards (see Fig 18).	-	50	-	K/W

PowerMOS transistor

BUK465-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	0.03	0.038	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
C_{oss}	Output capacitance		-	560	750	pF
C_{rss}	Feedback capacitance		-	300	400	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	125	160	ns
t_f	Turn-off fall time		-	100	130	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	100	mJ







PowerMOS transistor

BUK465-60A



PowerMOS transistor

BUK465-60A



PowerMOS transistor

BUK465-60A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 41$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 41$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK465-60H

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	45	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	30	mΩ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	45	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	32	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	172	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	50	-	K/W

PowerMOS transistor

BUK465-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	24	30	m Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1600	pF
C_{oss}	Output capacitance		-	470	600	pF
C_{rss}	Feedback capacitance		-	180	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	125	160	ns
t_f	Turn-off fall time		-	100	130	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	45	A
I_{DRM}	Pulsed reverse drain current	-	-	-	172	A
V_{SD}	Diode forward voltage	$I_F = 43\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 43\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 43\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK465-60H



PowerMOS transistor

BUK465-60H



PowerMOS transistor

BUK465-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 43 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 43 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK465-100A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	26	A
P_{tot}	Total power dissipation	125	W
T_J	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	26	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	18	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	104	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_J	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R_{th-jmb}	Thermal resistance junction to mounting base	-	-	-	1.2	K/W
R_{th-ja}	Thermal resistance junction to ambient	minimum footprint FR4 board (see Fig 18).	-	50	-	K/W

PowerMOS transistor

BUK465-100A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 13\text{ A}$	-	0.07	0.08	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	7.0	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
C_{oss}	Output capacitance		-	350	500	pF
C_{rss}	Feedback capacitance		-	100	150	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	100	160	ns
t_f	Turn-off fall time		-	50	80	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	26	A
I_{DRM}	Pulsed reverse drain current	-	-	-	104	A
V_{SD}	Diode forward voltage	$I_F = 26\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 26\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.8	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 26\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK465-100A







PowerMOS transistor

BUK465-100A



PowerMOS transistor

BUK465-100A



PowerMOS transistor

BUK465-200A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	14	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.23	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	14	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	10	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18.)	-	50	-	K/W

PowerMOS transistor

BUK465-200A

STATIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	6	8.4	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1400	1750	pF
C_{oss}	Output capacitance		-	190	250	pF
C_{rss}	Feedback capacitance		-	55	80	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	18	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	35	60	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	85	120	ns
t_f	Turn-off fall time		-	35	50	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	1.8	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	100	mJ







PowerMOS transistor

BUK465-200A



PowerMOS transistor

BUK465-200A



PowerMOS transistor

BUK465-200A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 14$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK466-60A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	52	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.028	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	52	A
I_{Dp}	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	36	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	208	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig 18).	-	50	-	K/W

PowerMOS transistor

BUK466-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 29\text{ A}$	-	0.024	0.028	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 29\text{ A}$	17	22	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	800	1000	pF
C_{rss}	Feedback capacitance		-	270	400	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	20	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V};$	-	70	100	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{GS} = 50\text{ }\Omega;$	-	170	220	ns
t_f	Turn-off fall time	$R_{gen} = 50\text{ }\Omega$	-	120	160	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	52	A
I_{DRM}	Pulsed reverse drain current	-	-	-	208	A
V_{SD}	Diode forward voltage	$I_F = 52\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
t_{rr}	Reverse recovery time	$I_F = 52\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.4	-	μC







PowerMOS transistor

BUK466-60A





PowerMOS transistor

BUK466-60A



PowerMOS transistor

BUK466-60A



PowerMOS transistor

BUK466-100A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	34	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.057	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	34	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	24	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	136	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	-	50	-	K/W

PowerMOS transistor

BUK466-100A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 15\text{ A}$	-	0.052	0.057	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 15\text{ A}$	12	16	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	450	600	pF
C_{rss}	Feedback capacitance		-	130	200	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V};$ $R_{gen} = 50\text{ }\Omega;$ $R_{GS} = 50\text{ }\Omega$	-	20	30	ns
t_r	Turn-on rise time		-	40	60	ns
$t_{d\text{ off}}$	Turn-off delay time		-	150	200	ns
t_f	Turn-off fall time		-	65	85	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	34	A
I_{DRM}	Pulsed reverse drain current	-	-	-	136	A
V_{SD}	Diode forward voltage	$I_F = 34\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
t_{rr}	Reverse recovery time	$I_F = 34\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	100	-	ns
Q_{rr}	Reverse recovery charge	$I_F = 34\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	1.0	-	μC







PowerMOS transistor

BUK466-100A



PowerMOS transistor

BUK466-100A



PowerMOS transistor

BUK466-100A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 34$ A; parameter V_{DS}




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

PowerMOS transistor

BUK466-200A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for use in surface mount applications. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	19	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	19	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	13	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	76	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	-	50	-	K/W

PowerMOS transistor

BUK466-200A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}$	-	0.15	0.16	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	8.5	16	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	300	400	pF
C_{rss}	Feedback capacitance		-	60	100	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	20	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V};$	-	40	60	ns
$t_{d\text{off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega;$	-	145	185	ns
t_f	Turn-off fall time	$R_{GS} = 50\text{ }\Omega$	-	50	70	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	19	A
I_{DRM}	Pulsed reverse drain current	-	-	-	76	A
V_{SD}	Diode forward voltage	$I_F = 19\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.7	V
t_{rr}	Reverse recovery time	$I_F = 19\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	2.5	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 19\text{ A}; V_{DD} \leq 30\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	150	mJ







PowerMOS transistor

BUK466-200A



PowerMOS transistor

BUK466-200A



PowerMOS transistor

BUK466-200A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 19$ A; parameter V_{DS}




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

**PowerMOS transistor
Isolated version of BUK452-60A/B**

BUK472-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK472	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	10	9.2	A
P_{tot}	Total power dissipation	22	22	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.13	0.15	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-60A 10	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	6.3	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	40	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	22	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK472-60A/B

STATIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 8.5\text{ A}$	-	0.11	0.13	Ω
		BUK472-60A	-	0.13	0.15	Ω
		BUK472-60B				

DYNAMIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	3.5	4.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	70	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	8	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	45	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	10	A
I_{DRM}	Pulsed reverse drain current	-	-	-	40	A
V_{SD}	Diode forward voltage	$I_F = 10\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	1.7	V
t_{rr}	Reverse recovery time	$I_F = 10\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.15	-	μC





PowerMOS transistor

BUK472-60A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 15\text{ A}$; $V_{DD} \leq 30\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	30	mJ









PowerMOS transistor

BUK472-60A/B



PowerMOS transistor

BUK472-60A/B



PowerMOS transistor
Isolated version of BUK452-100A/B

BUK472-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.		UNIT
		-100A	-100B	
BUK472				
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	6.6	6.1	A
P_{tot}	Total power dissipation	22	22	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.25	0.3	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DS}	Drain-source voltage	-	-	100		V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100		V
$\pm V_{GS}$	Gate-source voltage	-	-	30		V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-100A	-100B	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	6.6	6.1	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	4.1	3.8	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	22		W
T_{stg}	Storage temperature	-	- 55	150		°C
T_j	Junction temperature	-	-	150		°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK472-100A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5.5\text{ A}$	-	0.22	0.25	Ω
		BUK472-100A	-	0.25	0.3	Ω
		BUK472-100B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	3	4.2	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	9	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
t_f	Turn-off fall time		-	20	40	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	6.6	A
I_{DRM}	Pulsed reverse drain current	-	-	-	26	A
V_{SD}	Diode forward voltage	$I_F = 6.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 6.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC





PowerMOS transistor

BUK472-100A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 11\text{ A}$; $V_{DD} \leq 50\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	35	mJ









PowerMOS transistor

BUK472-100A/B



PowerMOS transistor

BUK472-100A/B



PowerMOS transistor

Isolated version of BUK453-60A/B

BUK473-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK473	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	13	12	A
P_{tot}	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.1	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-60A 13	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	8.2	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	52	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK473-60A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 9\text{ A}$	-	0.065	0.08	Ω
		BUK473-60A	-	0.08	0.10	Ω
		BUK473-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 9\text{ A}$	4.5	6.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	120	160	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	35	55	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	60	90	ns
t_f	Turn-off fall time		-	55	80	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz};$ sinusoidal waveform; $R.H. \leq 65\%;$ clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	13	A
I_{DRM}	Pulsed reverse drain current	-	-	-	52	A
V_{SD}	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.20	-	μC





PowerMOS transistor

BUK473-60A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 22\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	50	mJ









PowerMOS transistor

BUK473-60A/B



PowerMOS transistor

BUK473-60A/B



PowerMOS transistor

Isolated version of BUK453-100A/B

BUK473-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK473			
V_{DS}	Drain-source voltage	-100A 100	-100B 100	V
I_D	Drain current (DC)	9	8	A
P_{tot}	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	0.2	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-100A 9	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	5.7	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	36	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	-	-	55	-	K/W

PowerMOS transistor

BUK473-100A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$	-	0.15	0.16	Ω
		BUK473-100A	-	0.17	0.2	Ω
		BUK473-100B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}$	4.0	5.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	660	825	pF
C_{oss}	Output capacitance		-	140	200	pF
C_{rss}	Feedback capacitance		-	60	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{--}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9	A
I_{DRM}	Pulsed reverse drain current	-	-	-	36	A
V_{SD}	Diode forward voltage	$I_F = 9\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 9\text{ A}; -di/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.5	-	μC





PowerMOS transistor

BUK473-100A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$; $V_{DD} \leq 50\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	70	mJ









PowerMOS transistor

BUK473-100A/B



PowerMOS transistor

BUK473-100A/B



PowerMOS transistor

BUK474-60H

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	21	A
P_{tot}	Total power dissipation	30	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	38	mΩ


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	21	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	13	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	84	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	- 55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	-	55	-	K/W

PowerMOS transistor

BUK474-60H

STATIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	30	38	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	7	14	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	900	1600	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	55	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	75	125	ns
t_f	Turn-off fall time		-	60	100	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz};$ sinusoidal waveform; $R.H. \leq 65\%;$ clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	21	A
I_{DRM}	Pulsed reverse drain current	-	-	-	84	A
V_{SD}	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	0.9	1.8	V
t_{rr}	Reverse recovery time	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	μC





PowerMOS transistor

BUK474-60H

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ



PowerMOS transistor

BUK474-60H





**PowerMOS transistor
Isolated version of BUK454-200A/B**

BUK474-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
		BUK474		
V_{DS}	Drain-source voltage	-200A 200	-200B 200	V
I_D	Drain current (DC)	5.3	4.7	A
P_{tot}	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.4	0.5	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-200A 5.3	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	3.3	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	21	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	- 55	150	$^\circ\text{C}$
T_j	Junction temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	-	-	55	-	K/W

STATIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	Ω
		BUK474-200A	-	0.4	0.5	Ω
		BUK474-200B	-	0.4	0.5	Ω

DYNAMIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	5.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	850	pF
C_{oss}	Output capacitance		-	100	160	pF
C_{rss}	Feedback capacitance		-	50	80	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	12	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	80	120	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	5.3	A
I_{DRM}	Pulsed reverse drain current	-	-	-	21	A
V_{SD}	Diode forward voltage	$I_F = 5.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 5.3\text{ A}; -di/dt = 100\text{ A}/\mu\text{s};$	-	150	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.9	-	μC





PowerMOS transistor

BUK474-200A/B

AVALANCHE LIMITING VALUE

$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}$; $V_{DD} \leq 100\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	50	mJ



PowerMOS transistor

BUK474-200A/B




Fig. 5. Typical output characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig. 8. Typical transconductance, $T_j = 25\text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25$ V




Fig. 6. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)} / R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 3.5$ A; $V_{GS} = 10$ V




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25$ V; parameter T_j










Fig. 10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1$ mA; $V_{DS} = V_{GS}$

PowerMOS transistor

BUK474-200A/B



**PowerMOS transistor
Isolated version of BUK455-60A/B**

BUK475-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK475	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	21	20	A
P_{tot}	Total power dissipation	30	30	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.038	0.045	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-60A 21	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	13	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	84	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK475-60A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	0.03	0.038	Ω
		BUK475-60A	-	0.04	0.045	Ω
		BUK475-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
C_{oss}	Output capacitance		-	560	750	pF
C_{rss}	Feedback capacitance		-	300	400	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	125	160	ns
t_f	Turn-off fall time		-	100	130	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz};$ sinusoidal waveform; $R.H. \leq 65\%;$ clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	21	A
I_{DRM}	Pulsed reverse drain current	-	-	-	84	A
V_{SD}	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	1.8	V
t_{rr}	Reverse recovery time	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	μC





PowerMOS transistor

BUK475-60A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor

BUK475-60A/B



PowerMOS transistor

BUK475-60A/B



PowerMOS transistor

BUK475-60H

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	24	A
P_{tot}	Total power dissipation	30	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	30	mΩ


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	24	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	15	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	90	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		55	-	K/W

PowerMOS transistor

BUK475-60H

STATIC CHARACTERISTICS

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA	60	-	-	V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA	2.1	3.0	4.0	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V; V _{GS} = 0 V; T _j = 25 °C	-	1	10	µA
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V; V _{GS} = 0 V; T _j = 125 °C	-	0.1	1.0	mA
I _{GSS}	Gate source leakage current	V _{GS} = ±30 V; V _{DS} = 0 V	-	10	100	nA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 10 V; I _D = 20 A	-	24	30	mΩ

DYNAMIC CHARACTERISTICS

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 20 A	8	13.5	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	1000	1600	pF
C _{oss}	Output capacitance		-	470	600	pF
C _{rss}	Feedback capacitance		-	180	275	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 3 A;	-	25	40	ns
t _r	Turn-on rise time	V _{GS} = 10 V; R _{GS} = 50 Ω;	-	60	90	ns
t _{d off}	Turn-off delay time	R _{gen} = 50 Ω	-	125	160	ns
t _f	Turn-off fall time		-	100	130	ns
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	f = 50-60 Hz; sinusoidal waveform; R.H. ≤ 65%; clean and dustfree	-		2500	V
C _{isol}	Capacitance from T2 to external heatsink	f = 1 MHz	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	24	A
I _{DRM}	Pulsed reverse drain current	-	-	-	90	A
V _{SD}	Diode forward voltage	I _F = 22.5 A; V _{GS} = 0 V	-	0.9	1.8	V
t _{rr}	Reverse recovery time	I _F = 22.5 A; -di _F /dt = 100 A/µs;	-	60	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = 0 V; V _R = 30 V	-	0.25	-	µC





PowerMOS transistor

BUK475-60H

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 43\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor

BUK475-60H



PowerMOS transistor

BUK475-60H



PowerMOS transistor

Isolated version of BUK455-100A/B

BUK475-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK475	-100A	-100B	
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	14	12	A
P_{tot}	Total power dissipation	30	30	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.1	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-100A 14	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	8.7	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK475-100A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 13\text{ A}$	-	0.07	0.08	Ω
		BUK475-100A	-	0.08	0.1	Ω
		BUK475-100B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	7.0	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
C_{oss}	Output capacitance		-	350	500	pF
C_{rss}	Feedback capacitance		-	100	150	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	100	160	ns
t_f	Turn-off fall time		-	50	80	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; R.H. $\leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.70	-	μC





PowerMOS transistor

BUK475-100A/B

AVALANCHE LIMITING VALUE

$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 26\text{ A}$; $V_{DD} \leq 50\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ



PowerMOS transistor

BUK475-100A/B




Fig. 5. Typical output characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig. 8. Typical transconductance, $T_j = 25\text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 6. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)} / R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 13\text{ A}$; $V_{GS} = 10\text{ V}$




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j










Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$

PowerMOS transistor

BUK475-100A/B



PowerMOS transistor

Isolated version of BUK455-200A/B

BUK475-200A/B**GENERAL DESCRIPTION**



N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
BUK475				
V_{DS}	Drain-source voltage	-200A 200	-200B 200	V
I_D	Drain current (DC)	7.6	7	A
P_{tot}	Total power dissipation	30	30	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.23	0.28	Ω

PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-200A 7.6	A
	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	7	
	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-200B 4.4	
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

BUK475-200A/B

STATIC CHARACTERISTICS

$T_{hs} = 25^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	Ω
				0.22	0.28	Ω

DYNAMIC CHARACTERISTICS

$T_{hs} = 25^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	6	8.4	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1400	1750	pF
C_{oss}	Output capacitance		-	190	250	pF
C_{rss}	Feedback capacitance		-	55	80	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega; R_{gen} = 50\ \Omega$	-	18	30	ns
t_r	Turn-on rise time		-	35	60	ns
t_{doff}	Turn-off delay time		-	85	120	ns
t_f	Turn-off fall time		-	35	50	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

$T_{hs} = 25^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{--}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_{hs} = 25^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	7.6	A
I_{DRM}	Pulsed reverse drain current	-	-	-	30	A
V_{SD}	Diode forward voltage	$I_F = 7.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	$I_F = 7.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	150	-	ns
Q_{rr}	Reverse recovery charge		-	1.3	-	μC





PowerMOS transistor

BUK475-200A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$; $V_{DD} \leq 100\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor

BUK475-200A/B



PowerMOS transistor

BUK475-200A/B



PowerMOS transistor

BUK481-60A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	1.6	A
P_{tot}	Total power dissipation	1.5	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.35	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.6	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	6.4	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	From junction to solder point ¹	Mounted on any PCB	-	14	17	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

¹ Temperature measured at solder joint on drain tab.

PowerMOS transistor

BUK481-60A

STATIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.6\text{ A}$	-	0.22	0.35	Ω

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.6\text{ A}$	1.0	1.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	140	240	pF
C_{oss}	Output capacitance		-	60	100	pF
C_{rss}	Feedback capacitance		-	28	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	5	10	ns
t_r	Turn-on rise time		-	25	35	ns
t_{doff}	Turn-off delay time		-	10	20	ns
t_f	Turn-off fall time		-	15	25	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	1.6	A
I_{DRM}	Pulsed reverse drain current	-	-	-	6.4	A
V_{SD}	Diode forward voltage	$I_F = 1.6\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 1.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	30	-	ns
Q_{rr}	Reverse recovery charge		-	60	-	nC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non repetitive unclamped inductive turn-off energy	$I_D = 1.6\text{ A}; V_{DD} \leq 25\text{ V}$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	10	mJ







PowerMOS transistor

BUK481-60A



PowerMOS transistor

BUK481-60A



PowerMOS transistor

BUK481-60A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 1.6$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 1.6$ A




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK481-100A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	1.0	A
P_{tot}	Total power dissipation	1.5	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.80	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	0.6	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	4	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board ¹	Mounted on any PCB e.g. Fig.18	-	50	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

¹ T_j temperature measured 1-3 mm from tab.

PowerMOS transistor

BUK481-100A

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1\text{ A}$	-	0.48	0.80	Ω

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1\text{ A}$	0.8	1.1	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	140	240	pF
C_{oss}	Output capacitance		-	40	60	pF
C_{rss}	Feedback capacitance		-	16	25	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	5	10	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	35	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	10	20	ns
t_f	Turn-off fall time		-	10	20	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	1	A
I_{DRM}	Pulsed reverse drain current	-	-	-	4	A
V_{SD}	Diode forward voltage	$I_F = 1\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 1\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	40	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	100	-	nC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	10	mJ







PowerMOS transistor

BUK481-100A



PowerMOS transistor

BUK481-100A



PowerMOS transistor

BUK481-100A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 1$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 1$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK482-60A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	2.7	A
P_{tot}	Total power dissipation	1.7	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.13	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	2.7	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.7	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	11	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.7	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board ¹	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	75	K/W

¹ Temperature measured 1-3 mm from tab.

PowerMOS transistor

BUK482-60A

STATIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.7\text{ A}$	-	0.11	0.13	Ω

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.7\text{ A}$	2	3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	500	pF
C_{oss}	Output capacitance		-	130	200	pF
C_{rss}	Feedback capacitance		-	60	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	8	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	45	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
t_f	Turn-off fall time		-	30	45	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	2.7	A
I_{DRM}	Pulsed reverse drain current	-	-	-	11	A
V_{SD}	Diode forward voltage	$I_F = 2.7\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 2.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	40	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	70	-	nC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.7\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	30	mJ







PowerMOS transistor

BUK482-60A



PowerMOS transistor

BUK482-60A



PowerMOS transistor

BUK482-60A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 2.7 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{amb})$; conditions: $I_D = 2.7 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK482-100A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	1.8	A
P_{tot}	Total power dissipation	1.8	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.28	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.1	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	7.2	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board ¹	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	70	K/W

¹ Temperature measured 1-3 mm from tab.

PowerMOS transistor

BUK482-100A

STATIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.8\text{ A}$	-	0.21	0.28	Ω

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.8\text{ A}$	1.5	2.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	500	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	9	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
t_f	Turn-off fall time		-	20	40	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	1.8	A
I_{DRM}	Pulsed reverse drain current	-	-	-	7.2	A
V_{SD}	Diode forward voltage	$I_F = 1.8\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 1.8\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1.8\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	40	mJ







PowerMOS transistor

BUK482-100A



PowerMOS transistor

BUK482-100A



PowerMOS transistor

BUK482-100A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 1.8$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 1.8$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK482-200A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mounting featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance. Intended for use in Switched Mode Power Supplies (SMPS) and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	2.0	A
P_{tot}	Total power dissipation	8.3	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.9	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
V_{DGR}	Drain-gate voltage		-	200	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	2.0	A
I_{DM}	Drain current (pulse peak value)	$T_{sp} = 100 \text{ }^\circ\text{C}$	-	1.3	A
		$T_{sp} = 25 \text{ }^\circ\text{C}$	-	8.0	A
I_{DR}	Source-drain diode current (DC)	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	2.0	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	8.0	A
P_{tot}	Total power dissipation	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	8.3	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction Temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2 \text{ A}$; $V_{DO} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	50	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	8	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	8	mJ

PowerMOS transistor

BUK482-200A

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	Thermal resistance junction to solder point		-	-	15	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	pcb mounted; minimum footprint pcb mounted; pad area as in fig:17	-	156 70	-	K/W K/W

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$ $V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1 0.1	10 1.0	μA mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2\text{ A}$	-	0.53	0.9	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 2\text{ A}; V_{GS} = 0\text{ V}$	-	0.87	1.0	V







DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2\text{ A}$	0.5	2.6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	305	400	pF
C_{oss}	Output capacitance		-	60	100	pF
C_{rss}	Feedback capacitance		-	24	50	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 2\text{ A}; V_{DS} = 160\text{ V}$	-	13	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	5	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.75\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	10	15	ns
t_r	Turn-on rise time	$R_{GEN} = 50\text{ }\Omega$	-	30	45	ns
$t_{d\ off}$	Turn-off delay time		-	30	40	ns
t_f	Turn-off fall time		-	20	30	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	88	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	370	-	nC







PowerMOS transistor

BUK482-200A



PowerMOS transistor

BUK482-200A



PowerMOS transistor

BUK482-200A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_g)$; conditions: $I_D = 2$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{amb})$; conditions: $I_D = 2$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

BUK483-60A

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	3.2	A
P_{tot}	Total power dissipation	1.8	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.10	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	3.2	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	2.0	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	13	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	From junction to solder point ¹	Mounted on any PCB	-	12	15	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of fig.18	-	-	70	K/W

¹ Temperature measured at solder joint on drain tab.

PowerMOS transistor

BUK483-60A

STATIC CHARACTERISTICS

T_j = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA	60	70	-	V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA	2.1	3.0	4.0	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V; V _{GS} = 0 V;	-	1	10	μA
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V; V _{GS} = 0 V; T _j = 125 °C	-	0.1	1.0	mA
I _{GSS}	Gate source leakage current	V _{GS} = ±30 V; V _{DS} = 0 V	-	10	100	nA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 10 V; I _D = 3.2 A	-	0.07	0.10	Ω

DYNAMIC CHARACTERISTICS

T_j = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 3.2 A	-	6.0	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	650	825	pF
C _{oss}	Output capacitance		-	240	350	pF
C _{rss}	Feedback capacitance		-	120	160	pF
t _{d(on)}	Turn-on delay time	V _{DD} = 30 V; I _D = 3 A;	-	10	20	ns
t _r	Turn-on rise time	V _{GS} = 10 V; R _{GS} = 50 Ω;	-	35	55	ns
t _{d(off)}	Turn-off delay time	R _{gen} = 50 Ω	-	60	90	ns
t _f	Turn-off fall time		-	55	80	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_j = 25 °C unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	3.2	A
I _{DRM}	Pulsed reverse drain current	-	-	-	13	A
V _{SD}	Diode forward voltage	I _F = 3.2 A; V _{GS} = 0 V	-	0.85	1.1	V
t _r	Reverse recovery time	I _F = 3.2 A; -di _F /dt = 100 A/μs;	-	70	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = -10 V; V _R = 30 V	-	0.25	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	I _D = 3.2 A; V _{DD} ≤ 25 V; V _{GS} = 10 V; R _{GS} = 50 Ω; T _{amb} = 25 °C	-	-	45	mJ







PowerMOS transistor

BUK483-60A



PowerMOS transistor

BUK483-60A



PowerMOS transistor

BUK483-60A




Fig. 13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$; conditions: $I_D = 3.2$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating. $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 3.2$ A




Fig. 14. Typical reverse diode current. $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit. $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK542-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
BUK542				
V_{DS}	Drain-source voltage	-60A 60	-60B 60	V
I_D	Drain current (DC)	9.2	8.4	A
P_{tot}	Total power dissipation	22	22	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.15	0.18	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
V_{DS}	Drain-source voltage	-	-	60	V	
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V	
$\pm V_{GS}$	Gate-source voltage	-	-	15	V	
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V	
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-60A 9.2	-60B 8.4	A
				5.8	5.3	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	37	A	
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	22	W	
T_{stg}	Storage temperature	-	- 55	150	$^\circ\text{C}$	
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$	

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

Logic level FET

BUK542-60A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 8.5\text{ A}$	-	0.12	0.15	Ω
		BUK542-60A	-	0.15	0.18	Ω
		BUK542-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	5	6.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	65	100	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	12	18	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\ \Omega;$	-	60	80	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	50	70	ns
t_f	Turn-off fall time		-	45	70	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	37	A
V_{SD}	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 9.2\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.15	-	μC





PowerMOS transistor
Logic level FET

BUK542-60A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	30	mJ









PowerMOS transistor
Logic level FET

BUK542-60A/B



PowerMOS transistor
Logic level FET

BUK542-60A/B



PowerMOS transistor

Logic level FET

BUK542-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK542			
V_{DS}	Drain-source voltage	-100A 100	-100B 100	V
I_D	Drain current (DC)	6.3	5.6	A
P_{tot}	Total power dissipation	22	22	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.28	0.35	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-100A 6.3	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	4	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	25	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	22	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

Logic level FET

BUK542-100A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 5.5\text{ A}$	-	0.25	0.28	Ω
		BUK542-100A	-	0.3	0.35	Ω
		BUK542-100B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	4.5	6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	12	18	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
$t_{d(off)}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	70	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	6.3	A
I_{DRM}	Pulsed reverse drain current	-	-	-	25	A
V_{SD}	Diode forward voltage	$I_F = 6.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 6.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC





PowerMOS transistor
Logic level FET

BUK542-100A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10\text{ A}$; $V_{DD} \leq 50\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	30	mJ









PowerMOS transistor
Logic level FET

BUK542-100A/B



PowerMOS transistor
Logic level FET

BUK542-100A/B



PowerMOS transistor

Logic level FET

BUK543-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK543	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	13	12	A
P_{tot}	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.085	0.1	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-60A 13	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	8.2	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	52	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

Logic level FET

BUK543-60A/B

STATIC CHARACTERISTICS

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA	60	-	-	V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA	1.0	1.5	2.0	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V; V _{GS} = 0 V; T _j = 25 °C	-	1	10	μA
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V; V _{GS} = 0 V; T _j = 125 °C	-	0.1	1.0	mA
I _{GSS}	Gate source leakage current	V _{GS} = ±15 V; V _{DS} = 0 V	-	10	100	nA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 5 V; I _D = 10 A	-	0.075	0.085	Ω
		BUK543-60A	-	0.08	0.10	Ω
		BUK543-60B	-			

DYNAMIC CHARACTERISTICS

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 10 A	7	10	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	700	825	pF
C _{oss}	Output capacitance		-	240	350	pF
C _{rss}	Feedback capacitance		-	130	160	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 3 A;	-	20	30	ns
t _r	Turn-on rise time	V _{GS} = 5 V; R _{GS} = 50 Ω;	-	95	120	ns
t _{d off}	Turn-off delay time	R _{gen} = 50 Ω	-	80	110	ns
t _f	Turn-off fall time		-	65	85	ns
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. ≤ 65%; clean and dustfree	-		1500	V
C _{isol}	Capacitance from T2 to external heatsink	f = 1 MHz	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_{hs} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	13	A
I _{DRM}	Pulsed reverse drain current	-	-	-	52	A
V _{SD}	Diode forward voltage	I _F = 13 A; V _{GS} = 0 V	-	1.1	1.3	V
t _{rr}	Reverse recovery time	I _F = 13 A; -di _F /dt = 100 A/μs;	-	60	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = 0 V; V _R = 30 V	-	0.20	-	μC





PowerMOS transistor
Logic level FET

BUK543-60A/B

AVALANCHE LIMITING VALUE

$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 20\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	45	mJ



PowerMOS transistor
Logic level FET

BUK543-60A/B




Fig. 5. Typical output characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig. 8. Typical transconductance, $T_j = 25\text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 6. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 10\text{ A}$; $V_{GS} = 5\text{ V}$




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j










Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$

PowerMOS transistor
Logic level FET

BUK543-60A/B



PowerMOS transistor

Logic level FET

BUK543-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK543	-100A	-100B	
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	8.3	7.5	A
P_{tot}	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.18	0.22	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-100A 8.3	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	5.2	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	33	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

Logic level FET

BUK543-100A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 5\text{ A}$	-	0.17	0.18	Ω
		BUK543-100A	-	0.20	0.22	Ω
		BUK543-100B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}$	6.0	8.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	620	825	pF
C_{oss}	Output capacitance		-	180	250	pF
C_{rss}	Feedback capacitance		-	90	120	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	10	20	ns
t_r	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	45	60	ns
t_{doff}	Turn-off delay time		-	90	115	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	8.3	A
I_{DRM}	Pulsed reverse drain current	-	-	-	33	A
V_{SD}	Diode forward voltage	$I_F = 8.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 8.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
Q_{rr}	Reverse recovery charge		-	0.5	-	μC





PowerMOS transistor
Logic level FET

BUK543-100A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 13\text{ A}$; $V_{DD} \leq 50\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	70	mJ









PowerMOS transistor
Logic level FET

BUK543-100A/B



PowerMOS transistor
Logic level FET

BUK543-100A/B



PowerMOS transistor

Logic level FET

BUK545-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK545	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	20	18	A
P_{tot}	Total power dissipation	30	30	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.042	0.055	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-60A 20	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	13	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	80	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	- 55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor
Logic level FET

BUK545-60A/B

STATIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}^*	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V};$ $I_D = 20\text{ A}$	-	0.035	0.042	Ω
		BUK545-60A	-	0.045	0.055	Ω
		BUK545-60B	-			

DYNAMIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	pF
C_{oss}	Output capacitance		-	500	600	pF
C_{rss}	Feedback capacitance		-	220	275	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	25	40	ns
t_r	Turn-on rise time		-	120	150	ns
t_{doff}	Turn-off delay time		-	160	220	ns
t_f	Turn-off fall time		-	110	145	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	20	A
I_{DRM}	Pulsed reverse drain current	-	-	-	80	A
V_{SD}	Diode forward voltage	$I_F = 20\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V
t_{rr}	Reverse recovery time	$I_F = 20\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.25	-	μC





PowerMOS transistor
Logic level FET

BUK545-60A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	90	mJ









PowerMOS transistor
Logic level FET

BUK545-60A/B



PowerMOS transistor
Logic level FET

BUK545-60A/B



PowerMOS transistor

Logic level FET

BUK545-60H

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	21	A
P_{tot}	Total power dissipation	30	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	38	mΩ


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	21	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	13.5	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	82	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	With heatsink compound	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		55	-	K/W

PowerMOS transistor

Logic level FET

BUK545-60H

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	25	38	m Ω

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1200	1750	pF
C_{oss}	Output capacitance		-	470	600	pF
C_{rss}	Feedback capacitance		-	180	275	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	120	150	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	160	220	ns
t_f	Turn-off fall time		-	110	145	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	21	A
I_{DRM}	Pulsed reverse drain current	-	-	-	84	A
V_{SD}	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	0.9	2.0	V
t_{rr}	Reverse recovery time	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	μC

PowerMOS transistor
Logic level FET

BUK545-60H







AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $T_{hs} = 25 \text{ }^\circ\text{C}$ $V_{GS} = 5 \text{ V}$; $R_{GS} = 50 \text{ } \Omega$	-	-	90	mJ









PowerMOS transistor
Logic level FET

BUK545-60H



PowerMOS transistor
Logic level FET

BUK545-60H



**PowerMOS transistor
Logic level FET**

BUK545-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK545	-100A	-100B	
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	13	12	A
P_{tot}	Total power dissipation	30	30	W
T_J	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.085	0.11	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-100A 13	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	-100B 12	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	52	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature	-	- 55	150	°C
T_J	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ jhs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ ja}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

Logic level FET

BUK545-100A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 13\text{ A}$	-	0.075	0.085	Ω
		BUK545-100A	-	0.09	0.11	Ω
		BUK545-100B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	10	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	pF
C_{oss}	Output capacitance		-	280	350	pF
C_{rss}	Feedback capacitance		-	100	150	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	65	85	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	135	180	ns
t_f	Turn-off fall time		-	80	110	ns
L_{d}	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	13	A
I_{DRM}	Pulsed reverse drain current	-	-	-	52	A
V_{SD}	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.70	-	μC





PowerMOS transistor
Logic level FET

BUK545-100A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25\text{ A}$; $V_{DD} \leq 50\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	140	mJ









PowerMOS transistor
Logic level FET

BUK545-100A/B



PowerMOS transistor
Logic level FET

BUK545-100A/B



PowerMOS transistor

Logic level FET

BUK545-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.		UNIT
		-200A	-200B	
V_{DS}	Drain-source voltage	200	200	V
I_D	Drain current (DC)	7.6	7	A
P_{tot}	Total power dissipation	30	30	W
T_j	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.23	0.28	Ω


PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
				-200A	-200B	
V_{DS}	Drain-source voltage	-	-	200		V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200		V
$\pm V_{GS}$	Gate-source voltage	-	-	15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20		V
I_D	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	7.6	7	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	4.8	4.4	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	28	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30		W
T_{stg}	Storage temperature	-	-55	150		°C
T_j	Junction Temperature	-	-	150		°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

Logic level FET

BUK545-200A/B

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	Ω
		BUK545-200A	-	0.24	0.28	Ω
		BUK545-200B	-			

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	8.0	15	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1600	2000	pF
C_{oss}	Output capacitance		-	180	250	pF
C_{rss}	Feedback capacitance		-	55	80	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_r	Turn-on rise time		-	45	75	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	140	180	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	7.6	A
I_{DRM}	Pulsed reverse drain current	-	-	-	30	A
V_{SD}	Diode forward voltage	$I_F = 7.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
t_{rr}	Reverse recovery time	$I_F = 7.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	150	-	ns
Q_{rr}	Reverse recovery charge		-	1.3	-	μC





PowerMOS transistor
Logic level FET

BUK545-200A/B

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$; $V_{DD} \leq 100\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor
Logic level FET

BUK545-200A/B



PowerMOS transistor
Logic level FET

BUK545-200A/B



PowerMOS transistor

Logic level FET

BUK552-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
BUK552				
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	14	13	A
P_{tot}	Total power dissipation	60	60	W
T_J	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.15	0.18	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-60A 14	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	-60B 13	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_J	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK552-60A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 8.5\text{ A}$	-	0.12	0.15	Ω
		BUK552-60A	-	0.15	0.18	Ω
		BUK552-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	5	6.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	65	100	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	12	18	ns
t_r	Turn-on rise time		-	60	80	ns
$t_{d\text{ off}}$	Turn-off delay time		-	50	70	ns
t_f	Turn-off fall time		-	45	70	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.18	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ







PowerMOS transistor
Logic level FET

BUK552-60A/B



PowerMOS transistor
Logic level FET

BUK552-60A/B



PowerMOS transistor
Logic level FET

BUK552-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot LI_D^2 \cdot BV_{DSS}'(BV_{DSS}' - V_{DD})$

**PowerMOS transistor
Logic level FET**

BUK552-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
BUK552				
V_{DS}	Drain-source voltage	-100A 100	-100B 100	V
I_D	Drain current (DC)	10	8.5	A
P_{tot}	Total power dissipation	60	60	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.28	0.35	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-100A 10	A
	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	-100B 7	
	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	40	
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK552-100A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 5.5\text{ A}$	-	0.25	0.28	Ω
		BUK552-100A	-	0.3	0.35	Ω
		BUK552-100B	-	0.3	0.35	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	4.5	6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	12	18	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	70	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	10	A
I_{DRM}	Pulsed reverse drain current	-	-	-	40	A
V_{SD}	Diode forward voltage	$I_F = 10\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 10\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.35	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ

PowerMOS transistor
Logic level FET

BUK552-100A/B



PowerMOS transistor
Logic level FET

BUK552-100A/B




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_j = 25\text{ °C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25\text{ °C}$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ °C}} = f(T_j)$; $I_D = 5.5\text{ A}$; $V_{GS} = 5\text{ V}$




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$

PowerMOS transistor
Logic level FET

BUK552-100A/B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 10$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 10$ A




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Voltage clamped logic level FET

BUK553-48C

GENERAL DESCRIPTION

Protected N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in automotive applications. It has built-in zener diodes providing active drain voltage clamping.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamp voltage	40	48	58	V
I_D	Drain current (DC)			21	A
P_{tot}	Total power dissipation			75	W
T_j	Junction temperature			175	°C
W_{DSRR}	Repetitive clamped turn off energy; $T_j = 150\text{ °C}$			50	mJ
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$			85	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	continuous	-	30	V
V_{DG}	Drain-gate voltage	continuous	-	30	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ °C}$	-	21	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ °C}$	-	15	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ °C}$	-	84	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ °C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-55	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Voltage clamped logic level FET

BUK553-48C

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DG}$	Drain-gate zener voltage	$0.2 \leq -I_G \leq 0.4\text{ mA}$; $-55\text{ }^\circ\text{C} \leq T_j \leq 150\text{ }^\circ\text{C}$	38	45	54	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$V_{GS(ON)}$	Gate voltage	$V_{DS} = 10\text{ V}$; $I_D = 10\text{ A}$; $-55\text{ }^\circ\text{C} \leq T_j \leq 150\text{ }^\circ\text{C}$	2.0	3.1	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 30\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150\text{ }^\circ\text{C}$	-	0.01	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}$; $V_{DS} = 0\text{ V}$; $T_j = 150\text{ }^\circ\text{C}$	-	0.1	10	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}$; $I_D = 10\text{ A}$	-	65	85	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain source clamp voltage (peak value)	$R_G = 10\text{ k}\Omega$; $I_D = 10\text{ A}$; $-55 \leq T_j \leq 150\text{ }^\circ\text{C}$; Inductive load.	40	48	58	V
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}$; $I_D = 10\text{ A}$	7	12	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}$; $V_{DS} = 25\text{ V}$; $f = 1\text{ MHz}$	-	550	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{riss}	Feedback capacitance		-	100	160	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 12\text{ V}$; $I_D = 5\text{ A}$; $V_{GS} = 5\text{ V}$; $R_G = 10\text{ k}\Omega$;	-	3.5	-	μs
t_r	Turn-on rise time		-	22	-	μs
$t_{d\text{ off}}$	Turn-off delay time		-	16	-	μs
t_f	Turn-off fall time		-	18	-	μs
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	21	A
I_{DRM}	Pulsed reverse drain current	-	-	-	84	A
V_{SD}	Diode forward voltage	$I_F = 21\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.3	1.7	V

PowerMOS transistor
Voltage clamped logic level FET

BUK553-48C







CLAMPED ENERGY LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSRS}	Non-repetitive drain-source clamped inductive turn off energy	$T_j = 25^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}$; $V_{DD} \leq 16\text{ V}$; $V_{GS} = 5\text{ V}$; $R_G = 10\text{ k}\Omega$; inductive load	-	200	mJ
W_{DSRR}	Drain-source repetitive clamped inductive turn off energy	$T_j = 150^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}$; $V_{DD} \leq 16\text{ V}$; $V_{GS} = 5\text{ V}$; $R_G = 10\text{ k}\Omega$; inductive load	-	50	mJ









PowerMOS transistor
Voltage clamped logic level FET

BUK553-48C





PowerMOS transistor
Voltage clamped logic level FET

BUK553-48C



PowerMOS transistor
Voltage clamped logic level FET

BUK553-48C



PowerMOS transistor Logic level FET

BUK553-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
		-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	21	20	A
P_{tot}	Total power dissipation	75	75	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.085	0.10	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-60A 21	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	15	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	84	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK553-60A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 10\text{ A}$	-	0.075	0.085	Ω
		BUK553-60A	-	0.08	0.10	Ω
		BUK553-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	7	10	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	130	160	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\ \Omega; R_{gen} = 50\ \Omega$	-	20	30	ns
t_r	Turn-on rise time		-	95	120	ns
$t_{d\ off}$	Turn-off delay time		-	80	110	ns
t_f	Turn-off fall time		-	65	85	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	21	A
I_{DRM}	Pulsed reverse drain current	-	-	-	84	A
V_{SD}	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 21\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.25	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 20\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\ \Omega$	-	-	45	mJ







PowerMOS transistor
Logic level FET

BUK553-60A/B



PowerMOS transistor
Logic level FET

BUK553-60A/B



PowerMOS transistor
Logic level FET

BUK553-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 20$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 20$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK553-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK553	-100A	-100B	
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	13	12	A
P_{tot}	Total power dissipation	75	75	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.18	0.22	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-100A 13	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	9	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	52	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK553-100A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 6.5\text{ A}$	-	0.17	0.18	Ω
		BUK553-100A	-	0.20	0.22	Ω
		BUK553-100B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	6.0	8.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	620	825	pF
C_{oss}	Output capacitance		-	180	250	pF
C_{rss}	Feedback capacitance		-	90	120	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	60	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	90	115	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	13	A
I_{DRM}	Pulsed reverse drain current	-	-	-	52	A
V_{SD}	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.6	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 13\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	70	mJ







PowerMOS transistor
Logic level FET

BUK553-100A/B







PowerMOS transistor
Logic level FET

BUK553-100A/B



PowerMOS transistor
Logic level FET

BUK553-100A/B



PowerMOS transistor

Logic level FET

BUK554-60H**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope



The device is intended for use in automotive and general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	39	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	42	mΩ

PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	39	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	28	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	156	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		60	-	K/W

PowerMOS transistor

Logic level FET

BUK554-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	35	42	m Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	10	18	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1100	1750	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	110	150	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	150	220	ns
t_f	Turn-off fall time		-	100	145	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	39	A
I_{DRM}	Pulsed reverse drain current	-	-	-	156	A
V_{SD}	Diode forward voltage	$I_F = 39\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 39\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	90	mJ







PowerMOS transistor
Logic level FET

BUK554-60H



PowerMOS transistor
Logic level FET

BUK554-60H



PowerMOS transistor
Logic level FET

BUK554-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 39$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 39$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S,DS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK554-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.		UNIT
		-200A	-200B	
BUK554				
V_{DS}	Drain-source voltage	200	200	V
I_D	Drain current (DC)	9.2	8.2	A
P_{tot}	Total power dissipation	90	90	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.4	0.5	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
				-200A	-200B	
V_{DS}	Drain-source voltage	-	-	200		V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200		V
$\pm V_{GS}$	Gate-source voltage	-	-	15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20		V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	9.2	8.2	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	6.5	5.8	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	36	33	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	90		W
T_{stg}	Storage temperature	-	- 55	175		°C
T_j	Junction Temperature	-	-	175		°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK554-200A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	Ω
		BUK554-200A	-	0.4	0.5	Ω
		BUK554-200B	-	0.4	0.5	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	6.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	800	1000	pF
C_{oss}	Output capacitance		-	120	160	pF
C_{rss}	Feedback capacitance		-	65	90	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	16	30	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	75	110	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	120	180	ns
t_f	Turn-off fall time		-	50	75	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	36	A
V_{SD}	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 9.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	200	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	0.6	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor
Logic level FET

BUK554-200A/B



PowerMOS transistor
Logic level FET

BUK554-200A/B



PowerMOS transistor
Logic level FET

BUK554-200A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 9.2$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 9$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK555-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK555	-60A	-60B	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	39	35	A
P_{tot}	Total power dissipation	125	125	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.042	0.055	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DS}	Drain-source voltage	-	-	60		V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60		V
$\pm V_{GS}$	Gate-source voltage	-	-	15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20		V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-60A	-60B	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	39	35	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	156	140	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125		W
T_{stg}	Storage temperature	-	- 55	175		°C
T_j	Junction Temperature	-	-	175		°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK555-60A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}$; $I_D = 20\text{ A}$	-	0.035	0.042	Ω
		BUK555-60A	-	0.045	0.055	Ω
		BUK555-60B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}$; $I_D = 20\text{ A}$	11	20	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}$; $V_{DS} = 25\text{ V}$; $f = 1\text{ MHz}$	-	1450	1750	pF
C_{oss}	Output capacitance		-	500	600	pF
C_{rss}	Feedback capacitance		-	220	275	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}$; $I_D = 3\text{ A}$;	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$;	-	120	150	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	160	220	ns
t_f	Turn-off fall time		-	110	145	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	39	A
I_{DRM}	Pulsed reverse drain current	-	-	-	156	A
V_{SD}	Diode forward voltage	$I_F = 39\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.4	2.0	V
t_{rr}	Reverse recovery time	$I_F = 39\text{ A}$; $-di_F/dt = 100\text{ A}/\mu\text{s}$;	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}$; $V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	90	mJ







PowerMOS transistor
Logic level FET

BUK555-60A/B



PowerMOS transistor
Logic level FET

BUK555-60A/B



PowerMOS transistor
Logic level FET

BUK555-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 39$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 39$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK555-60H

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope.

The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	41	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	38	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	41	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	- 55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		60	-	K/W

PowerMOS transistor

Logic level FET

BUK555-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	25	38	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1200	1750	pF
C_{oss}	Output capacitance		-	470	600	pF
C_{rss}	Feedback capacitance		-	180	275	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	120	150	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	160	220	ns
t_f	Turn-off fall time		-	110	145	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	90	mJ







PowerMOS transistor
Logic level FET

BUK555-60H



PowerMOS transistor
Logic level FET

BUK555-60H



PowerMOS transistor
Logic level FET

BUK555-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 41$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 41$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor
Logic level FET**

BUK555-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
BUK555				
V_{DS}	Drain-source voltage	100	100	V
I_D	Drain current (DC)	25	22	A
P_{tot}	Total power dissipation	125	125	W
T_J	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance;	0.085	0.11	Ω
	$V_{GS} = 5\text{ V}$			


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-100A 25	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	18	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	100	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	- 55	175	°C
T_J	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK555-100A/B

STATIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA	100	-	-	V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA	1.0	1.5	2.0	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 100 V; V _{GS} = 0 V; T _J = 25 °C	-	1	10	μA
I _{DSS}	Zero gate voltage drain current	V _{DS} = 100 V; V _{GS} = 0 V; T _J = 125 °C	-	0.1	1.0	mA
I _{GSS}	Gate source leakage current	V _{GS} = ±10 V; V _{DS} = 0 V	-	10	100	nA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 5 V; I _D = 13 A	-	0.075	0.085	Ω
		BUK555-100A				
		BUK555-100B	-	0.09	0.11	Ω

DYNAMIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 13 A	10	13.5	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	1450	1750	pF
C _{oss}	Output capacitance		-	280	350	pF
C _{rss}	Feedback capacitance		-	100	150	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 3 A;	-	25	40	ns
t _r	Turn-on rise time	V _{GS} = 5 V; R _{GS} = 50 Ω;	-	65	85	ns
t _{d off}	Turn-off delay time	R _{gen} = 50 Ω	-	135	180	ns
t _f	Turn-off fall time		-	80	110	ns
L _d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	25	A
I _{DRM}	Pulsed reverse drain current	-	-	-	100	A
V _{SD}	Diode forward voltage	I _F = 25 A; V _{GS} = 0 V	-	1.3	1.7	V
t _{rr}	Reverse recovery time	I _F = 25 A; -di _F /dt = 100 A/μs;	-	90	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = 0 V; V _R = 30 V	-	0.8	-	μC







AVALANCHE LIMITING VALUE

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	I _D = 25 A; V _{DD} ≤ 50 V; V _{GS} = 5 V; R _{GS} = 50 Ω	-	-	140	mJ







PowerMOS transistor
Logic level FET

BUK555-100A/B



PowerMOS transistor
Logic level FET

BUK555-100A/B



PowerMOS transistor
Logic level FET

BUK555-100A/B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 25$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 25$ A




Fig.14. Typical reverse diode current.
 $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK555-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.		UNIT
		-200A	-200B	
V_{DS}	Drain-source voltage	200	200	V
I_D	Drain current (DC)	14	13	A
P_{tot}	Total power dissipation	125	125	W
T_j	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.23	0.28	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DS}	Drain-source voltage	-	-	200		V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200		V
$\pm V_{GS}$	Gate-source voltage	-	-	15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20		V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	-200A	-200B	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	14	13	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	10	9.2	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	56	52	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125		W
T_{stg}	Storage temperature	-	-55	175		°C
T_j	Junction Temperature	-	-	175		°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor
Logic level FET

BUK555-200A/B

STATIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA	200	-	-	V
V _{GS(TH)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA	1.0	1.5	2.0	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 200 V; V _{GS} = 0 V; T _J = 25 °C	-	1	10	µA
I _{DSS}	Zero gate voltage drain current	V _{DS} = 200 V; V _{GS} = 0 V; T _J = 125 °C	-	0.1	1.0	mA
I _{GSS}	Gate source leakage current	V _{GS} = ±10 V; V _{DS} = 0 V	-	10	100	nA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 5 V; I _D = 7 A	-	0.2	0.23	Ω
		BUK555-200A	-	0.24	0.28	Ω
		BUK555-200B	-			

DYNAMIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 7 A	8.0	15	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	1600	2000	pF
C _{oss}	Output capacitance		-	180	250	pF
C _{rss}	Feedback capacitance		-	55	80	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 3 A;	-	25	40	ns
t _r	Turn-on rise time	V _{GS} = 5 V; R _{GS} = 50 Ω;	-	45	75	ns
t _{d off}	Turn-off delay time	R _{gen} = 50 Ω	-	140	180	ns
t _f	Turn-off fall time		-	40	55	ns
L _d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	14	A
I _{DRM}	Pulsed reverse drain current	-	-	-	56	A
V _{SD}	Diode forward voltage	I _F = 14 A; V _{GS} = 0 V	-	1.0	1.5	V
t _{rr}	Reverse recovery time	I _F = 14 A; -di _F /dt = 100 A/µs;	-	200	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = 0 V; V _R = 30 V	-	0.25	-	µC







AVALANCHE LIMITING VALUE

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	I _D = 14 A; V _{DD} ≤ 100 V; V _{GS} = 5 V; R _{GS} = 50 Ω	-	-	100	mJ

PowerMOS transistor
Logic level FET

BUK555-200A/B



PowerMOS transistor
Logic level FET

BUK555-200A/B




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25$ V; parameter T_J




Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_J)$; conditions: $I_D = 1$ mA; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_J = 25$ $^{\circ}C$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25$ V




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_J = 25$ $^{\circ}C$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^{\circ}C} = f(T_J)$; $I_D = 7$ A; $V_{GS} = 5$ V




Fig. 12. Typical capacitances, C_{jss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; $f = 1$ MHz

PowerMOS transistor
Logic level FET

BUK555-200A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_DS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor
Logic level FET**

BUK556-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	50	A
P_{tot}	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	26	m Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	50	A
I_{DM}	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	38	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	200	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Junction Temperature	-	-	175	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK556-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$	-	20	26	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	30	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2200	2800	pF
C_{oss}	Output capacitance		-	700	1000	pF
C_{rss}	Feedback capacitance		-	280	400	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	40	50	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V};$	-	150	250	ns
t_{doff}	Turn-off delay time	$R_{GS} = 50\text{ }\Omega;$	-	350	450	ns
t_f	Turn-off fall time	$R_{gen} = 50\text{ }\Omega$	-	190	250	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	12.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	50	A
I_{DRM}	Pulsed reverse drain current	-	-	-	200	A
V_{SD}	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	2.0	V
t_{rr}	Reverse recovery time	$I_F = 50\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.4	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	150	mJ







PowerMOS transistor
Logic level FET

BUK556-60A



PowerMOS transistor
Logic level FET

BUK556-60A



PowerMOS transistor
Logic level FET

BUK556-60A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 50$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 25$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot LI_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK556-60H

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	60	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	22	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	44	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	From junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	From junction to ambient		-	60	-	K/W

PowerMOS transistor

Logic level FET

BUK556-60H

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$	-	18	22	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	30	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2200	2800	pF
C_{oss}	Output capacitance		-	700	1000	pF
C_{riss}	Feedback capacitance		-	280	400	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	40	50	ns
t_r	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	150	250	ns
t_{doff}	Turn-off delay time		-	350	450	ns
t_f	Turn-off fall time		-	190	250	ns
L_d	internal drain inductance	Measured from contact screw on tab to centre of die	-	5	-	nH
L_d	internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	5	-	nH
L_s	internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	12.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	60	A
I_{DRM}	Pulsed reverse drain current	-	-	-	240	A
V_{SD}	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	2.0	V
t_{rr}	Reverse recovery time	$I_F = 50\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
Q_{rr}	Reverse recovery charge		-	0.4	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 50\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{mb} = 25\text{ }^\circ\text{C}$	-	-	150	mJ

PowerMOS transistor
Logic level FET

BUK556-60H



PowerMOS transistor
Logic level FET

BUK556-60H




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25$ V; parameter T_I




Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_J)$; conditions: $I_D = 1$ mA; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_I = 25$ $^{\circ}C$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 15$ V




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_J = 25$ $^{\circ}C$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)} / R_{DS(ON)25^{\circ}C} = f(T_J)$; $I_D = 25$ A; $V_{GS} = 5$ V




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; $f = 1$ MHz

PowerMOS transistor
Logic level FET

BUK556-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 50$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 50$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK562-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	14	A
P_{tot}	Total power dissipation	60	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.15	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	14	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	10	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see fig. 18).	-	50	-	K/W

PowerMOS transistor
Logic level FET

BUK562-60A

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 8.5\text{ A}$	-	0.12	0.15	Ω

DYNAMIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	5	6.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	65	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	12	18	ns
t_r	Turn-on rise time		-	60	80	ns
t_{doff}	Turn-off delay time		-	50	70	ns
t_f	Turn-off fall time		-	45	70	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.18	-	μC







AVALANCHE LIMITING VALUE

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ







PowerMOS transistor
Logic level FET

BUK562-60A



PowerMOS transistor
Logic level FET

BUK562-60A



PowerMOS transistor
Logic level FET

BUK562-60A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14\text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 14\text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_J




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK562-100A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.—	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	10	A
P_{tot}	Total power dissipation	60	W
T_J	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.28	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	10	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	7	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	40	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_J	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see fig. 18).	-	50	-	K/W

PowerMOS transistor

Logic level FET

BUK562-100A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 5.5\text{ A}$	-	0.25	0.28	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	4.5	6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	12	18	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	70	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	10	A
I_{DRM}	Pulsed reverse drain current	-	-	-	40	A
V_{SD}	Diode forward voltage	$I_F = 10\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 10\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.35	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ







PowerMOS transistor
Logic level FET

BUK562-100A



PowerMOS transistor
Logic level FET

BUK562-100A



PowerMOS transistor
Logic level FET

BUK562-100A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 10$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 10$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Voltage clamped logic level FET

BUK563-48C

GENERAL DESCRIPTION

Protected N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in automotive applications. It has built-in zener diodes providing active drain voltage clamping.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamp voltage	40	48	58	V
I_D	Drain current (DC)			21	A
P_{tot}	Total power dissipation			75	W
T_j	Junction temperature			175	°C
W_{DSRR}	Repetitive clamped turn off energy; $T_j = 150^\circ\text{C}$			50	mJ
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$			85	mΩ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	continuous	-	30	V
V_{DG}	Drain-gate voltage	continuous	-	30	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	21	A
I_D	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	15	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	84	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-55	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	2	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see fig. 18)	-	50	-	K/W

PowerMOS transistor

Voltage clamped logic level FET

BUK563-48C

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DG}$	Drain-gate zener voltage	$0.2 \leq -I_G \leq 0.4\text{ mA}$; $-55\text{ }^\circ\text{C} \leq T_j \leq 150\text{ }^\circ\text{C}$	38	45	54	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$V_{GS(ON)}$	Gate voltage	$V_{DS} = 10\text{ V}$; $I_D = 10\text{ A}$; $-55\text{ }^\circ\text{C} \leq T_j \leq 150\text{ }^\circ\text{C}$	2.0	3.1	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 30\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150\text{ }^\circ\text{C}$	-	0.01	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}$; $V_{DS} = 0\text{ V}$; $T_j = 150\text{ }^\circ\text{C}$	-	0.1	10	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}$; $I_D = 10\text{ A}$	-	65	85	m Ω

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain source clamp voltage (peak value)	$R_G = 10\text{ k}\Omega$; $I_D = 10\text{ A}$; $-55 \leq T_j \leq 150\text{ }^\circ\text{C}$; Inductive load.	40	48	58	V
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}$; $I_D = 10\text{ A}$	7	12	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}$; $V_{DS} = 25\text{ V}$; $f = 1\text{ MHz}$	-	550	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	100	160	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 12\text{ V}$; $I_D = 5\text{ A}$;	-	3.5	-	μs
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}$; $R_G = 10\text{ k}\Omega$;	-	22	-	μs
$t_{d\text{ off}}$	Turn-off delay time		-	16	-	μs
t_f	Turn-off fall time		-	18	-	μs
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	21	A
I_{DRM}	Pulsed reverse drain current	-	-	-	84	A
V_{SD}	Diode forward voltage	$I_F = 21\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.3	1.7	V

PowerMOS transistor
Voltage clamped logic level FET

BUK563-48C







CLAMPED ENERGY LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSRS}	Non-repetitive drain-source clamped inductive turn off energy	$T_i = 25^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}$; $V_{DD} \leq 16\text{ V}$; $V_{GS} = 5\text{ V}$; $R_G = 10\text{ k}\Omega$; inductive load	-	200	mJ
W_{DSRR}	Drain-source repetitive clamped inductive turn off energy	$T_i = 150^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}$; $V_{DD} \leq 16\text{ V}$; $V_{GS} = 5\text{ V}$; $R_G = 10\text{ k}\Omega$; inductive load	-	50	mJ









PowerMOS transistor
Voltage clamped logic level FET

BUK563-48C





PowerMOS transistor
Voltage clamped logic level FET

BUK563-48C



PowerMOS transistor
Voltage clamped logic level FET

BUK563-48C



PowerMOS transistor

Logic level FET

BUK563-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications. The device is intended for use in automotive and general purpose switching applications.

QUICK REFERENCE DATA


SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	21	A
P_{tot}	Total power dissipation	75	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	85	mΩ

$V_{GS} = 5\text{ V}$


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	21	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	15	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	84	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	2.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	50	-	K/W

PowerMOS transistor

Logic level FET

BUK563-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(RR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 10\text{ A}$	-	65	85	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	7	10	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	550	825	pF
C_{oss}	Output capacitance		-	230	350	pF
C_{rss}	Feedback capacitance		-	95	160	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	30	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	120	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	80	110	ns
t_f	Turn-off fall time		-	65	85	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	21	A
I_{DRM}	Pulsed reverse drain current	-	-	-	84	A
V_{SD}	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 20\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	45	mJ







PowerMOS transistor
Logic level FET

BUK563-60A



PowerMOS transistor
Logic level FET

BUK563-60A



PowerMOS transistor
Logic level FET

BUK563-60A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 20$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 20$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L \cdot I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK563-100A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	13	A
P_{tot}	Total power dissipation	75	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.18	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	13	A
I_{DM}	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	9	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	52	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	2.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 boards (see Fig 18).	-	50	-	K/W

PowerMOS transistor

Logic level FET

BUK563-100A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 6.5\text{ A}$	-	0.17	0.18	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	6.0	8.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	620	825	pF
C_{oss}	Output capacitance		-	180	250	pF
C_{rss}	Feedback capacitance		-	90	120	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	60	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	90	115	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	13	A
I_{DRM}	Pulsed reverse drain current	-	-	-	52	A
V_{SD}	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.6	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 13\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	70	mJ

PowerMOS transistor
Logic level FET

BUK563-100A



PowerMOS transistor
Logic level FET

BUK563-100A




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_j = 25\text{ °C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25\text{ °C}$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ °C}} = f(T_j)$; $I_D = 6.5\text{ A}$; $V_{GS} = 5\text{ V}$




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$

PowerMOS transistor
Logic level FET

BUK563-100A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 13 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 13 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK564-60H

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	39	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	42	mΩ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	39	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	28	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	156	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	Minimum footprint, FR4 board	50	-	K/W

PowerMOS transistor

Logic level FET

BUK564-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	35	42	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	10	18	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1100	1750	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	110	150	ns
$t_{d\text{off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	150	220	ns
t_f	Turn-off fall time		-	100	145	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	39	A
I_{DRM}	Pulsed reverse drain current	-	-	-	156	A
V_{SD}	Diode forward voltage	$I_F = 39\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 39\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	90	mJ







PowerMOS transistor
Logic level FET

BUK564-60H



PowerMOS transistor
Logic level FET

BUK564-60H



PowerMOS transistor
Logic level FET

BUK564-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 39$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 39$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK564-200A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	9.2	A
P_{tot}	Total power dissipation	90	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.4	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	9.2	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	6.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	36	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	90	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	-	50	-	K/W

PowerMOS transistor

Logic level FET

BUK564-200A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	6.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	800	1000	pF
C_{oss}	Output capacitance		-	120	160	pF
C_{rss}	Feedback capacitance		-	65	90	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	16	30	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	75	110	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	120	180	ns
t_f	Turn-off fall time		-	50	75	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	36	A
V_{SD}	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 9.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	200	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	0.6	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor
Logic level FET

BUK564-200A



PowerMOS transistor
Logic level FET

BUK564-200A



PowerMOS transistor
Logic level FET

BUK564-200A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 9.2$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 9$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK565-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	39	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.042	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	39	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	28	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	156	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig 18).	-	50	-	K/W

PowerMOS transistor

Logic level FET

BUK565-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	0.035	0.042	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	pF
C_{oss}	Output capacitance		-	500	600	pF
C_{rss}	Feedback capacitance		-	220	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	25	40	ns
t_r	Turn-on rise time		-	120	150	ns
$t_{d\text{ off}}$	Turn-off delay time		-	160	220	ns
t_f	Turn-off fall time		-	110	145	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	39	A
I_{DRM}	Pulsed reverse drain current	-	-	-	156	A
V_{SD}	Diode forward voltage	$I_F = 39\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V
t_{rr}	Reverse recovery time	$I_F = 39\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	90	mJ







PowerMOS transistor
Logic level FET

BUK565-60A



PowerMOS transistor
Logic level FET

BUK565-60A



PowerMOS transistor
Logic level FET

BUK565-60A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 39 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 39 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_J




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor
Logic level FET**

BUK565-60H

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications. The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	41	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	38	mΩ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	41	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18)	50	-	K/W

PowerMOS transistor

Logic level FET

BUK565-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	25	38	m Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1200	1750	pF
C_{oss}	Output capacitance		-	470	600	pF
C_{rss}	Feedback capacitance		-	180	275	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	120	150	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	160	220	ns
t_f	Turn-off fall time		-	110	145	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	90	mJ







PowerMOS transistor
Logic level FET

BUK565-60H



PowerMOS transistor
Logic level FET

BUK565-60H



PowerMOS transistor
Logic level FET

BUK565-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 41$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 41$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L_D^2 \cdot BV_{DSS}' / (BV_{DSS}' - V_{DD})$

PowerMOS transistor

Logic level FET

BUK565-100A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	25	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.085	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	25	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	18	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	100	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig 18).	-	50	-	K/W

PowerMOS transistor

Logic level FET

BUK565-100A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 13\text{ A}$	-	0.075	0.085	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	10	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	pF
C_{oss}	Output capacitance		-	280	350	pF
C_{rss}	Feedback capacitance		-	100	150	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	65	85	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	135	180	ns
t_f	Turn-off fall time		-	80	110	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	25	A
I_{DRM}	Pulsed reverse drain current	-	-	-	100	A
V_{SD}	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 25\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.8	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	140	mJ







PowerMOS transistor
Logic level FET

BUK565-100A



PowerMOS transistor
Logic level FET

BUK565-100A



PowerMOS transistor
Logic level FET

BUK565-100A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 25$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 25$ A




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} (BV_{DSS} - V_{DD})$

**PowerMOS transistor
Logic level FET**

BUK565-200A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	14	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.23	Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_b \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	14	A
$I_{D,DM}$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	10	A
$I_{D,DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 boards (see Fig. 18).	-	50	-	K/W

PowerMOS transistor
Logic level FET

BUK565-200A

STATIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA	200	-	-	V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA	1.0	1.5	2.0	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 200 V; V _{GS} = 0 V; T _J = 25 °C	-	1	10	µA
I _{DSS}	Zero gate voltage drain current	V _{DS} = 200 V; V _{GS} = 0 V; T _J = 125 °C	-	0.1	1.0	mA
I _{GSS}	Gate source leakage current	V _{GS} = ±10 V; V _{DS} = 0 V	-	10	100	nA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 5 V; I _D = 7 A	-	0.2	0.23	Ω

DYNAMIC CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 7 A	8.0	15	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	1600	2000	pF
C _{oss}	Output capacitance		-	180	250	pF
C _{rss}	Feedback capacitance		-	55	80	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 3 A;	-	25	40	ns
t _r	Turn-on rise time	V _{GS} = 5 V; R _{GS} = 50 Ω;	-	45	75	ns
t _{d off}	Turn-off delay time	R _{gen} = 50 Ω	-	140	180	ns
t _f	Turn-off fall time		-	40	55	ns
L _d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L _s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	14	A
I _{DRM}	Pulsed reverse drain current	-	-	-	56	A
V _{SD}	Diode forward voltage	I _F = 14 A; V _{GS} = 0 V	-	1.0	1.5	V
t _{rr}	Reverse recovery time	I _F = 14 A; -di _F /dt = 100 A/µs;	-	200	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = 0 V; V _R = 30 V	-	0.25	-	µC







AVALANCHE LIMITING VALUE

T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	I _D = 14 A; V _{DD} ≤ 100 V; V _{GS} = 5 V; R _{GS} = 50 Ω	-	-	100	mJ

PowerMOS transistor
Logic level FET

BUK565-200A



PowerMOS transistor
Logic level FET

BUK565-200A




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_j = 25\text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25\text{ }^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 7\text{ A}$; $V_{GS} = 5\text{ V}$




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$

PowerMOS transistor
Logic level FET

BUK565-200A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK566-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	50	A
P_{tot}	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	26	m Ω


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	50	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	38	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	200	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	$^\circ\text{C}$
T_j	Junction temperature	-	-	175	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 boards (see. Fig 18).	-	50	-	K/W

PowerMOS transistor

Logic level FET

BUK566-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$	-	20	26	m Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	30	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2200	2800	pF
C_{oss}	Output capacitance		-	700	1000	pF
C_{rss}	Feedback capacitance		-	280	400	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V};$ $R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	40	50	ns
t_r	Turn-on rise time		-	150	250	ns
t_{doff}	Turn-off delay time		-	350	450	ns
t_f	Turn-off fall time		-	190	250	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	50	A
I_{DRM}	Pulsed reverse drain current	-	-	-	200	A
V_{SD}	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	2.0	V
t_{rr}	Reverse recovery time	$I_F = 50\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
Q_{rr}	Reverse recovery charge		-	0.4	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	150	mJ







PowerMOS transistor
Logic level FET

BUK566-60A



PowerMOS transistor
Logic level FET

BUK566-60A



PowerMOS transistor
Logic level FET

BUK566-60A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 50$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 25$ A




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK566-60H

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	60	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	22	mΩ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	44	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	50	-	K/W

PowerMOS transistor

Logic level FET

BUK566-60H

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$	-	18	22	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	30	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2200	2800	pF
C_{oss}	Output capacitance		-	700	1000	pF
C_{rss}	Feedback capacitance		-	280	400	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{gen} = 50\text{ }\Omega$	-	40	50	ns
t_r	Turn-on rise time		-	150	250	ns
$t_{d\text{ off}}$	Turn-off delay time		-	350	450	ns
t_f	Turn-off fall time		-	190	250	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	60	A
I_{DRM}	Pulsed reverse drain current	-	-	-	240	A
V_{SD}	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	2.0	V
t_{rr}	Reverse recovery time	$I_F = 50\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
Q_{rr}	Reverse recovery charge		-	0.4	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 50\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{mb} = 25\text{ }^{\circ}\text{C}$	-	-	150	mJ







PowerMOS transistor
Logic level FET

BUK566-60H



PowerMOS transistor
Logic level FET

BUK566-60H



PowerMOS transistor
Logic level FET

BUK566-60H




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 50$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 50$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Clamped logic level FET

BUK573-48C

GENERAL DESCRIPTION

Protected N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in automotive applications. It has built-in zener diodes providing active drain voltage clamping.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamp voltage	40	48	58	V
I_D	Drain current (DC)			13	A
P_{tot}	Total power dissipation			25	W
W_{DSRR}	Repetitive clamped turn off energy; $T_j = 150^\circ\text{C}$			50	mJ
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$			85	m Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	continuous	-	30	V
V_{DG}	Drain-gate voltage	continuous	-	30	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{hs} = 25^\circ\text{C}$	-	13	A
I_D	Drain current (DC)	$T_{hs} = 100^\circ\text{C}$	-	8.2	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	52	A
P_{tot}	Total power dissipation	$T_{hs} = 25^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-55	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

Clamped logic level FET

BUK573-48C

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DG}$	Drain-gate zener voltage	$0.2 \leq -I_G \leq 0.4\text{ mA}$; $-55^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$	38	45	54	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$V_{GS(ON)}$	Gate voltage	$V_{DS} = 10\text{ V}$; $I_D = 10\text{ A}$; $-55^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$	2.0	3.1	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 30\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150^\circ\text{C}$	-	0.01	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}$; $V_{DS} = 0\text{ V}$; $T_j = 150^\circ\text{C}$	-	0.1	10	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}$; $I_D = 10\text{ A}$	-	65	85	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain source clamp voltage (peak value)	$R_G = 10\text{ k}\Omega$; $I_D = 10\text{ A}$; $-55 \leq T_j \leq 150^\circ\text{C}$; Inductive load.	40	48	58	V
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}$; $I_D = 10\text{ A}$	7	12	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}$; $V_{DS} = 25\text{ V}$; $f = 1\text{ MHz}$	-	550	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	100	160	pF
t_{don}	Turn-on delay time	$V_{DD} = 12\text{ V}$; $I_D = 5\text{ A}$; $V_{GS} = 5\text{ V}$; $R_G = 10\text{ k}\Omega$;	-	3.5	-	μs
t_r	Turn-on rise time		-	22	-	μs
t_{doff}	Turn-off delay time		-	16	-	μs
t_f	Turn-off fall time		-	18	-	μs
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol(rms)}$	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; R.H. $\leq 65\%$; clean and dust free	-	-	2500	V_{RMS}
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

PowerMOS transistor

Clamped logic level FET

BUK573-48C



REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	13	A
I_{DRM}	Pulsed reverse drain current	-	-	-	52	A
V_{SD}	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.05	1.3	V







CLAMPED ENERGY LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSRS}	Drain-source non repetitive clamped inductive turn off energy	$T_j = 25^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 10\text{ k}\Omega$; inductive load (see Figs. 17,18)	-	200	mJ
W_{DSRR}	Drain-source repetitive clamped inductive turn off energy	$T_j = 150^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 10\text{ k}\Omega$; inductive load (see Figs. 17,18)	-	50	mJ









PowerMOS transistor Clamped logic level FET

BUK573-48C







PowerMOS transistor Clamped logic level FET

BUK573-48C



PowerMOS transistor
Clamped logic level FET

BUK573-48C



PowerMOS transistor

Logic level FET

BUK574-60H

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	20	A
P_{tot}	Total power dissipation	30	W
T_j	Junction temperature	150	°C
$r_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	42	mΩ


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{hs} = 25\text{ °C}$	-	20	A
I_D	Drain current (DC)	$T_{hs} = 100\text{ °C}$	-	13.5	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25\text{ °C}$	-	80	A
P_{tot}	Total power dissipation	$T_{hs} = 25\text{ °C}$	-	30	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	With heatsink compound	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		55	-	K/W

PowerMOS transistor

Logic level FET

BUK574-60H

STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	34	42	m Ω

DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	10	18	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1100	1750	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_r	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	110	150	ns
$t_{d\text{ off}}$	Turn-off delay time		-	150	220	ns
t_f	Turn-off fall time		-	100	145	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	20	A
I_{DRM}	Pulsed reverse drain current	-	-	-	80	A
V_{SD}	Diode forward voltage	$I_F = 20\text{ A}; V_{GS} = 0\text{ V}$	-	0.9	2.0	V
t_{rr}	Reverse recovery time	$I_F = 20\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.25	-	μC

PowerMOS transistor
Logic level FET

BUK574-60H

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$i_D = 41 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $T_{hs} = 25 \text{ }^\circ\text{C}$ $V_{GS} = 5 \text{ V}$; $R_{GS} = 50 \text{ } \Omega$	-	-	90	mJ

PowerMOS transistor Logic level FET

BUK581-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications. The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	1.5	A
P_{tot}	Total power dissipation	1.5	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.40	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	6	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
T_{sig}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	From junction to solder point ¹	Mounted on any PCB .	-	14	17	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

¹ Temperature measured at solder joint on drain tab.

PowerMOS transistor

Logic level FET

BUK581-60A

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 1.5\text{ A}$	-	0.28	0.40	Ω

DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	1.0	2.2	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	170	300	pF
C_{oss}	Output capacitance		-	60	100	pF
C_{rSS}	Feedback capacitance		-	25	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	7	10	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	55	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	15	25	ns
t_f	Turn-off fall time		-	25	35	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	1.5	A
I_{DRM}	Pulsed reverse drain current	-	-	-	6	A
V_{SD}	Diode forward voltage	$I_F = 1.5\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 1.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	30	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	50	-	nC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non repetitive unclamped inductive turn-off energy	$I_D = 1.5\text{ A}; V_{DD} \leq 25\text{ V}$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	10	mJ







PowerMOS transistor
Logic level FET

BUK581-60A



PowerMOS transistor
Logic level FET

BUK581-60A



PowerMOS transistor
Logic level FET

BUK581-60A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 1.5 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 1.5 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK581-100A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	0.9	A
P_{tot}	Total power dissipation	1.5	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.90	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	0.9	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	0.6	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	3.6	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board ¹	Mounted on any PCB e.g. Fig.18	-	50	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

¹ Temperature measured 1-3 mm from tab.

PowerMOS transistor
Logic level FET
BUK581-100A
STATIC CHARACTERISTICS
 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 0.9\text{ A}$	-	0.51	0.90	Ω

DYNAMIC CHARACTERISTICS
 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 0.9\text{ A}$	1	1.8	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	180	300	pF
C_{oss}	Output capacitance		-	45	60	pF
C_{rss}	Feedback capacitance		-	16	25	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	6	10	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	55	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	15	25	ns
t_f	Turn-off fall time		-	20	30	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	0.9	A
I_{DRM}	Pulsed reverse drain current	-	-	-	3.6	A
V_{SD}	Diode forward voltage	$I_F = 0.9\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 0.9\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	40	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	100	-	nC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 0.9\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{amb} = 25\text{ }^\circ\text{C}$	-	-	10	mJ







PowerMOS transistor
Logic level FET

BUK581-100A



PowerMOS transistor
Logic level FET

BUK581-100A



PowerMOS transistor
Logic level FET

BUK581-100A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 0.9 A$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 0.9 A$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 V$; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK582-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications. The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	2.5	A
P_{tot}	Total power dissipation	1.7	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.15	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	2.5	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.5	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	10	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.7	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board ¹	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	75	K/W

¹ Temperature measured 1-3 mm from tab.

PowerMOS transistor

Logic level FET

BUK582-60A

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 2.5\text{ A}$	-	0.12	0.15	Ω

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	2	4	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	350	600	pF
C_{oss}	Output capacitance		-	130	200	pF
C_{rss}	Feedback capacitance		-	50	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{gen} = 50\text{ }\Omega$	-	10	20	ns
t_r	Turn-on rise time		-	50	80	ns
t_{doff}	Turn-off delay time		-	50	70	ns
t_f	Turn-off fall time		-	40	70	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	2.5	A
I_{DRM}	Pulsed reverse drain current	-	-	-	10	A
V_{SD}	Diode forward voltage	$I_F = 2.5\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 2.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	40	-	ns
Q_{rr}	Reverse recovery charge		-	70	-	nC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.5\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{amb} = 25\text{ }^\circ\text{C}$	-	-	30	mJ







PowerMOS transistor
Logic level FET

BUK582-60A



PowerMOS transistor
Logic level FET

BUK582-60A



PowerMOS transistor
Logic level FET

BUK582-60A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 2.5 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{amb})$; conditions: $I_D = 2.5 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

Logic level FET

BUK582-100A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	1.7	A
P_{tot}	Total power dissipation	1.8	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.31	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.7	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.1	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	6.8	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction Temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board ¹	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	70	K/W

¹ Temperature measured 1-3 mm from tab.

PowerMOS transistor
Logic level FET

BUK582-100A

STATIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 1.7\text{ A}$	-	0.23	0.31	Ω

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.7\text{ A}$	2	3	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	12	18	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	70	ns
t_f	Turn-off fall time		-	30	45	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	1.7	A
I_{DRM}	Pulsed reverse drain current	-	-	-	6.8	A
V_{SD}	Diode forward voltage	$I_F = 1.7\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 1.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1.7\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	45	mJ







PowerMOS transistor
Logic level FET

BUK582-100A



PowerMOS transistor
Logic level FET

BUK582-100A



PowerMOS transistor
Logic level FET

BUK582-100A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 1.7$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 1.7$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} (BV_{DSS} - V_{DD})$

PowerMOS transistor Logic level FET

BUK583-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications. The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	3.2	A
P_{tot}	Total power dissipation	1.8	W
T_j	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.10	Ω


PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	3.2	A
I_D	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	2.0	A
I_{DM}	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	13	A
P_{tot}	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
T_{stg}	Storage temperature	-	-55	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	From junction to solder point ¹	Mounted on any PCB	-	12	15	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of fig.18	-	-	70	K/W

¹ Temperature measured at solder joint on drain tab.

PowerMOS transistor

Logic level FET

BUK583-60A

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	70	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 3.2\text{ A}$	-	0.08	0.10	Ω

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.2\text{ A}$	-	6.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	120	160	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	10	20	ns
t_r	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	35	55	ns
t_{doff}	Turn-off delay time		-	60	90	ns
t_f	Turn-off fall time		-	55	80	ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	3.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	13	A
V_{SD}	Diode forward voltage	$I_F = 3.2\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
t_{rr}	Reverse recovery time	$I_F = 3.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	70	-	ns
Q_{rr}	Reverse recovery charge		-	0.25	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 3.2\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{amb} = 25\text{ }^\circ\text{C}$	-	-	45	mJ







PowerMOS transistor
Logic level FET

BUK583-60A



PowerMOS transistor
Logic level FET

BUK583-60A



PowerMOS transistor
Logic level FET

BUK583-60A




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 3.2 A$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{amb})$; conditions: $I_D = 3.2 A$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 V$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A

GENERAL DESCRIPTION

Fast-switching N-channel insulated gate bipolar power transistor in a plastic envelope.

The device is intended for use in motor control, DC/DC and AC/DC converters, and in general purpose high frequency switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{CE}	Collector-emitter voltage	800	V
I_C	Collector current (DC)	12	A
P_{tot}	Total power dissipation	85	W
V_{CEsat}	Collector-emitter on-state voltage	3.5	V
E_{off}	Turn-off Energy Loss	0.5	mJ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CE}	Collector-emitter voltage	-	-5	800	V
V_{CGR}	Collector-gate voltage	$R_{GE} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	30	V
I_C	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	12	A
I_C	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	6	A
I_{CLM}	Collector Current (Clamped Inductive Load)	$T_j \leq T_{jmax}$ $V_{CL} \leq 500 \text{ V}$	-	20	A
I_{CM}	Collector current (pulsed peak value, on-state)	$T_j \leq T_{jmax}$	-	30	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	85	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Junction to mounting base	-	-	1.47	K/W
$R_{th\ j-a}$	Junction to ambient	In free air	60	-	K/W

Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CES}$	Collector-emitter breakdown voltage	$V_{GE} = 0\text{ V}; I_C = 0.25\text{ mA}$	800	-	-	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}; I_C = 1\text{ mA}$	3	4	5.5	V
I_{CES}	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{CES}	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1	mA
I_{ECS}	Reverse collector current	$V_{CE} = -5\text{ V}; V_{GE} = 0\text{ V}$	-	0.1	5	mA
I_{GES}	Gate emitter leakage current	$V_{GE} = \pm 30\text{ V}; V_{CE} = 0\text{ V}$	-	10	100	nA
V_{CESat}	Collector-emitter saturation voltage	$V_{GE} = 15\text{ V}; I_C = 6\text{ A}$	-	2.4	3.5	V
		$V_{GE} = 15\text{ V}; I_C = 12\text{ A}$	-	3.1	-	V

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fe}	Forward transconductance	$V_{CE} = 15\text{ V}; I_C = 3\text{ A}$	1.5	4	-	S
C_{ies}	Input capacitance	$V_{GE} = 0\text{ V}; V_{CE} = 25\text{ V}; f = 1\text{ MHz}$	-	400	750	pF
C_{oes}	Output capacitance		-	45	80	pF
C_{res}	Feedback capacitance		-	15	40	pF
t_{don}	Turn-on delay time	$I_C = 6\text{ A}; V_{CC} = 500\text{ V};$	-	20	-	ns
t_r	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	30	-	ns
E_{on}	Turn-on Energy Loss	$T_j = 25\text{ }^{\circ}\text{C};$	-	0.25	-	mJ
t_{doff}	Turn-off delay time	Inductive Load	-	170	270	ns
t_f	Turn-off fall time	Energy Losses include all 'tail' losses	-	200	400	ns
E_{off}	Turn-off Energy Loss		-	0.25	0.5	mJ
t_{don}	Turn-on delay time	$I_C = 6\text{ A}; V_{CC} = 500\text{ V};$	-	20	-	ns
t_r	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	30	-	ns
E_{on}	Turn-on Energy Loss	$T_j = 125\text{ }^{\circ}\text{C};$	-	0.25	-	mJ
t_{doff}	Turn-off delay time	Inductive Load	-	200	350	ns
t_f	Turn-off fall time	Energy Losses include all 'tail' losses	-	400	800	ns
E_{off}	Turn-off Energy Loss		-	0.5	1	mJ







Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A









Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A



Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A



Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK856-400 IZ

GENERAL DESCRIPTION

Protected N-channel logic-level insulated gate bipolar power transistor in a plastic envelope, intended for automotive ignition applications. The device has built-in zener diodes providing active collector voltage clamping and ESD protection up to 2 kV.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage	350	400	500	V
V_{CEsat}	Collector-emitter on-state voltage			2.2	V
I_C	Collector current (DC)			20	A
P_{tot}	Total power dissipation			100	W
E_{CERS}	Clamped energy dissipation			300	mJ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CE}	Collector-emitter voltage	$t_p \leq 500 \mu s$	-	500	V
V_{CE}	Collector-emitter voltage	Continuous	-20	50	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	12	V
I_C	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	10	A
I_C	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	20	A
I_{CM}	Collector current (pulsed peak value, on-state)	$T_{mb} = 25 \text{ }^\circ\text{C}; t_p \leq 10 \text{ ms}; V_{CE} \leq 15 \text{ V}$	-	25	A
I_{CLM}	Collector current (clamped inductive load)	$1 \text{ k}\Omega \leq R_G \leq 10 \text{ k}\Omega$	-	10	A
E_{CERS}	Clamped turn-off energy (non-repetitive)	$T_{mb} = 25 \text{ }^\circ\text{C}; I_C = 10 \text{ A}; R_G = 1 \text{ k}\Omega$; see Figs. 23,24	-	300	mJ
E_{CERR}^1	Clamped turn-off energy (repetitive)	$T_{mb} = 100 \text{ }^\circ\text{C}; I_C = 8 \text{ A}; R_G = 1 \text{ k}\Omega$; $f = 50 \text{ Hz}$	-	125	mJ
E_{ECR}^1	Reverse avalanche energy (repetitive)	$I_E = 1 \text{ A}; f = 50 \text{ Hz}$	-	5	mJ
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Operating Junction Temperature	-	-40	150	$^\circ\text{C}$

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 k Ω)	-	2	kV

¹ This applies to short-term operation in ignition circuits with open-secondary ignition coil.

Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK856-400 IZ

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Junction to mounting base		-	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	In free air	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CG}$	Collector-gate zener breakdown voltage	$2\text{ mA} \leq -I_G \leq 5\text{ mA}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$	350	400	500	V
$V_{(BR)EC}$	Reverse collector-emitter breakdown voltage	$I_E = 10\text{ mA}$	20	30	50	V
$\pm V_{(BR)GES}$	Gate-emitter breakdown voltage	$I_G = \pm 1\text{ mA}$	12	16	20	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}$; $I_C = 1\text{ mA}$	1	1.5	2	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}$; $I_C = 1\text{ mA}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$	0.6	-	2.4	V
I_{CES}	Zero gate voltage collector current	$V_{CE} = 50\text{ V}$; $V_{GE} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	0.01	10	μA
I_{CES}	Zero gate voltage collector current	$T_j = 125\text{ }^{\circ}\text{C}$	-	0.01	1	mA
I_{EC}	Reverse collector current	$V_{CE} = -20\text{ V}$	-	0.2	5	mA
I_{EC}	Reverse collector current	$V_{CE} = -20\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	2	20	mA
I_{GES}	Gate emitter leakage current	$V_{GE} = \pm 6\text{ V}$; $T_j = 150\text{ }^{\circ}\text{C}$	-	0.1	1	μA
V_{CEsat}	Collector-emitter on-state voltage	$V_{GE} = 4.5\text{ V}$; $I_C = 8\text{ A}$; $V_{GE} = 3.5\text{ V}$; $I_C = 6\text{ A}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$	-	1.2	2.2	V
			-	1.2	2.2	V







DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage (peak value)	$R_G = 1\text{ k}\Omega$; $I_C = 10\text{ A}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$; Inductive load; see Figs. 23,24	350	400	500	V
g_{fe}	Forward transconductance	$V_{CE} = 15\text{ V}$; $I_C = 4\text{ A}$	5.5	15	20	S
C_{ies}	Input capacitance	$V_{GE} = 0\text{ V}$; $V_{CE} = 25\text{ V}$; $f = 1\text{ MHz}$	-	940	1200	pF
C_{oes}	Output capacitance		-	95	130	pF
C_{res}	Feedback capacitance		-	30	50	pF
$t_{d\ off}$	Turn-off delay time	$I_C = 8\text{ A}$; $V_{CL} = 300\text{ V}$; $R_G = 1\text{ k}\Omega$;	-	13	18	μs
t_f	Fall time	$V_{GE} = 5\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$;	-	6	10	μs
t_c	Crossover Time	Inductive load; see Figs. 20,21	-	12	-	μs
E_{off}	Turn-off Energy loss		-	13	-	mJ







Insulated Gate Bipolar Transistor
Protected Logic-Level IGBT

BUK856-400 IZ









Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK856-400 IZ









Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK856-400 IZ



Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK856-400 IZ



Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A

GENERAL DESCRIPTION

Fast-switching N-channel insulated gate bipolar power transistor in a plastic envelope.

The device is intended for use in motor control, DC/DC and AC/DC converters, and in general purpose high frequency switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{CE}	Collector-emitter voltage	800	V
I_C	Collector current (DC)	24	A
P_{tot}	Total power dissipation	125	W
V_{CEsat}	Collector-emitter on-state voltage	3.5	V
E_{off}	Turn-off energy Loss	1.0	mJ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CE}	Collector-emitter voltage	-	-5	800	V
V_{CGR}	Collector-gate voltage	$R_{GE} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	30	V
I_C	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	24	A
I_C	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	12	A
I_{CLM}	Collector Current (Clamped Inductive Load)	$T_j \leq T_{jmax}$ $V_{CL} \leq 500 \text{ V}$	-	40	A
I_{CM}	Collector current (pulsed peak value, on-state)	$T_j \leq T_{jmax}$	-	50	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Junction to mounting base	-	-	1.0	K/W
$R_{th j-a}$	Junction to ambient	In free air	60	-	K/W

Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CES}$	Collector-emitter breakdown voltage	$V_{GE} = 0\text{ V}; I_C = 0.25\text{ mA}$	800	-	-	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}; I_C = 1\text{ mA}$	3	4	5.5	V
I_{CES}	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	10	200	μA
I_{CES}	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.2	1	mA
I_{ECS}	Reverse collector current	$V_{CE} = -5\text{ V}; V_{GE} = 0\text{ V}$	-	0.1	5	mA
I_{GES}	Gate emitter leakage current	$V_{GE} = \pm 30\text{ V}; V_{CE} = 0\text{ V}$	-	10	100	nA
V_{CESat}	Collector-emitter saturation voltage	$V_{GE} = 15\text{ V}; I_C = 12\text{ A}$	-	2.4	3.5	V
		$V_{GE} = 15\text{ V}; I_C = 24\text{ A}$	-	3.1	-	V

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fe}	Forward transconductance	$V_{CE} = 15\text{ V}; I_C = 6\text{ A}$	3	7	-	S
C_{ies}	Input capacitance	$V_{GE} = 0\text{ V}; V_{CE} = 25\text{ V}; f = 1\text{ MHz}$	-	900	1250	pF
C_{oes}	Output capacitance		-	85	120	pF
C_{res}	Feedback capacitance		-	30	50	pF
t_{don}	Turn-on delay time	$I_C = 12\text{ A}; V_{CC} = 500\text{ V};$	-	25	-	ns
t_r	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	45	-	ns
E_{on}	Turn-on Energy Loss	$T_J = 25\text{ }^{\circ}\text{C};$	-	0.6	-	mJ
t_{doff}	Turn-off delay time	Inductive Load	-	230	350	ns
t_f	Turn-off fall time	Energy Losses include all 'tail' losses	-	200	400	ns
E_{off}	Turn-off Energy Loss		-	0.5	1	mJ
t_{don}	Turn-on delay time	$I_C = 12\text{ A}; V_{CC} = 500\text{ V};$	-	25	-	ns
t_r	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	45	-	ns
E_{on}	Turn-on Energy Loss	$T_J = 125\text{ }^{\circ}\text{C};$	-	0.6	-	mJ
t_{doff}	Turn-off delay time	Inductive Load	-	300	450	ns
t_f	Turn-off fall time	Energy Losses include all 'tail' losses	-	400	800	ns
E_{off}	Turn-off Energy Loss		-	1	2	mJ







Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A



Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A



Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A




Fig. 13. Typical Switching Times vs. R_G conditions: $I_C = 12 \text{ A}$; $V_{CL} = 500 \text{ V}$; $T_j = 125^\circ \text{C}$




Fig. 16. Typical Energy loss at turn-off vs. R_G conditions: $I_C = 12 \text{ A}$; $V_{CL} = 500 \text{ V}$; $T_j = 125^\circ \text{C}$




Fig. 14. Typical Switching Times vs. I_C conditions: $V_{CL} = 500 \text{ V}$; $R_G = 25 \Omega$; $T_j = 125^\circ \text{C}$




Fig. 17. Typical Energy loss at turn-off vs. I_C conditions: $V_{CL} = 500 \text{ V}$; $R_G = 25 \Omega$; $T_j = 125^\circ \text{C}$; parameter V_{CL}




Fig. 15. Test circuit for inductive load switching times.




Fig. 18. Inductive Load Switching Times definitions.

Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

GENERAL DESCRIPTION

Protected N-channel logic-level insulated gate bipolar power transistor in a plastic envelope suitable for surface mount applications. It is intended for automotive ignition applications, and has integral zener diodes providing active collector voltage clamping and ESD protection up to 2 kV.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage	350	400	500	V
V_{CEsat}	Collector-emitter on-state voltage			2.2	V
I_C	Collector current (DC)			20	A
P_{tot}	Total power dissipation			100	W
E_{CERS}	Clamped energy dissipation			300	mJ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CE}	Collector-emitter voltage	$t_p \leq 500 \mu s$	-	500	V
V_{CE}	Collector-emitter voltage	Continuous	-20	50	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	12	V
I_C	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ C$	-	10	A
I_C	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ C$	-	20	A
I_{CM}	Collector current (pulsed peak value, on-state)	$T_{mb} = 25 \text{ }^\circ C$; $t_p \leq 10 \text{ ms}$; $V_{CE} \leq 15 \text{ V}$	-	25	A
I_{CLM}	Collector current (clamped inductive load)	$1 \text{ k}\Omega \leq R_G \leq 10 \text{ k}\Omega$	-	10	A
E_{CERS}	Clamped turn-off energy (non-repetitive)	$T_{mb} = 25 \text{ }^\circ C$; $I_C = 10 \text{ A}$; $R_G = 1 \text{ k}\Omega$; see Figs. 23,24	-	300	mJ
E_{CERR}	Clamped turn-off energy (repetitive)	$T_{mb} = 125 \text{ }^\circ C$; $I_C = 8 \text{ A}$; $R_G = 1 \text{ k}\Omega$; $f = 50 \text{ Hz}$; $t = 60 \text{ min}$.	-	125	mJ
E_{ECR}	Reverse avalanche energy (repetitive)	$I_E = 1 \text{ A}$; $f = 50 \text{ Hz}$	-	5	mJ
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ C$	-	125	W
T_{stg}	Storage temperature	-	-55	150	$^\circ C$
T_j	Operating Junction Temperature	-	-40	150	$^\circ C$

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 k Ω)	-	2	kV

Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK866-400 IZ

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 26).	50	-	K/W

STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CG}$	Collector-gate zener breakdown voltage	$2\text{ mA} \leq I_G \leq 5\text{ mA}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$	350	400	500	V
$V_{(BR)EC}$	Reverse collector-emitter breakdown voltage	$I_E = 10\text{ mA}$	20	30	50	V
$\pm V_{(BR)GES}$	Gate-emitter breakdown voltage	$I_G = \pm 1\text{ mA}$	12	16	20	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}$; $I_C = 1\text{ mA}$	1	1.5	2	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}$; $I_C = 1\text{ mA}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$	0.6	-	2.4	V
I_{CES}	Zero gate voltage collector current	$V_{CE} = 50\text{ V}$; $V_{GE} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	0.01	10	μA
I_{CES}	Zero gate voltage collector current	$T_j = 125\text{ }^{\circ}\text{C}$	-	0.01	1	mA
I_{EC}	Reverse collector current	$V_{CE} = -20\text{ V}$	-	0.2	5	mA
I_{EC}	Reverse collector current	$V_{CE} = -20\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	2	20	mA
I_{GES}	Gate emitter leakage current	$V_{GE} = \pm 6\text{ V}$; $T_j = 150\text{ }^{\circ}\text{C}$	-	0.1	1	μA
V_{CEsat}	Collector-emitter on-state voltage	$V_{GE} = 4.5\text{ V}$; $I_C = 8\text{ A}$; $V_{GE} = 3.5\text{ V}$; $I_C = 6\text{ A}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$	-	1.2	2.2	V
V_{CEsat}	Collector-emitter on-state voltage		-	1.2	2.2	V







DYNAMIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage (peak value)	$R_G = 1\text{ k}\Omega$; $I_C = 10\text{ A}$; $-40 \leq T_j \leq 150\text{ }^{\circ}\text{C}$; Inductive load; see Figs. 23,24	350	400	500	V
g_{fe}	Forward transconductance	$V_{CE} = 15\text{ V}$; $I_C = 4\text{ A}$	5.5	15	20	S
C_{ies}	Input capacitance	$V_{GE} = 0\text{ V}$; $V_{CE} = 25\text{ V}$; $f = 1\text{ MHz}$	-	940	1200	pF
C_{oes}	Output capacitance		-	95	130	pF
C_{res}	Feedback capacitance		-	30	50	pF
$t_{d\ off}$	Turn-off delay time	$I_C = 8\text{ A}$; $V_{CL} = 300\text{ V}$; $R_G = 1\text{ k}\Omega$;	-	13	18	μs
t_f	Fall time	$V_{GE} = 5\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$;	-	6	10	μs
t_c	Crossover Time	Inductive load; see Figs. 20,21	-	12	-	μs
E_{off}	Turn-off Energy loss		-	13	-	mJ







Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK866-400 IZ









Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK866-400 IZ









Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK866-400 IZ



Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK866-400 IZ



TrenchMOS™ transistor

Standard level FET

BUK7508-55

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	75	A
P_{tot}	Total power dissipation	187	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10$ V	8	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20$ kΩ	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	16	V
I_D	Drain current (DC)	$T_{mb} = 25$ °C	-	75	A
I_D	Drain current (DC)	$T_{mb} = 100$ °C	-	65	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25$ °C	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25$ °C	-	187	W
T_{stg}, T_j	Storage & operating temperature	-	-55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th,j-mb}$	Thermal resistance junction to mounting base	-	-	0.8	K/W
$R_{th,j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Standard level FET

BUK7508-55

STATIC CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA};$ $T_j = -55^\circ\text{C}$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = 175^\circ\text{C}$	2	3.0	4.0	V
		$T_j = -55^\circ\text{C}$	1	-	-	V
		$T_j = 175^\circ\text{C}$	-	-	4.4	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V};$ $T_j = 175^\circ\text{C}$	-	0.05	10	μA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$ $T_j = 175^\circ\text{C}$	-	0.02	500	μA
$\pm V_{(BR)GSS}$	Gate-source breakdown voltage	$I_G = \pm 1\text{ mA};$ $T_j = 175^\circ\text{C}$	-	-	20	μA
			16	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 25\text{ A}$ $T_j = 175^\circ\text{C}$	-	6.5	8	$\text{m}\Omega$
			-	-	17	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	10	45	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	3600	4500	pF
C_{oss}	Output capacitance		-	830	1000	pF
C_{rss}	Feedback capacitance		-	320	440	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 25\text{ A};$ $V_{GS} = 10\text{ V}; R_G = 10\ \Omega$	-	27	40	ns
t_r	Turn-on rise time	Resistive load	-	70	105	ns
t_{doff}	Turn-off delay time		-	100	140	ns
t_f	Turn-off fall time		-	50	70	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	75	A
I_{DRM}	Pulsed reverse drain current		-	-	240	A
V_{SD}	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$ $I_F = 75\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.2	V
			-	1.0	-	V
t_{rr}	Reverse recovery time	$I_F = 75\text{ A}; -di/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	65	-	ns
Q_{rr}	Reverse recovery charge		-	0.18	-	μC

TrenchMOS™ transistor
Standard level FET

BUK7508-55

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 75 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ } \Omega$; $T_{mb} = 25 \text{ } ^\circ\text{C}$	-	-	500	mJ



TrenchMOS™ transistor
Standard level FET

BUK7508-55




Fig. 5. Typical output characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig. 8. Typical transconductance, $T_j = 25\text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 6. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 25\text{ A}$; $V_{GS} = 5\text{ V}$




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j











Fig. 10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$

TrenchMOS™ transistor
Standard level FET

BUK7508-55



TrenchMOS™ transistor
Standard level FET**BUK7508-55**

TrenchMOS™ transistor

Standard level FET

BUK7514-55

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	68	A
P_{tot}	Total power dissipation	142	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10\text{ V}$	14	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	16	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ °C}$	-	68	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ °C}$	-	48	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ °C}$	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ °C}$	-	142	W
T_{stg}, T_j	Storage & operating temperature	-	- 55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.05	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Standard level FET

BUK7514-55

STATIC CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA};$ $T_j = -55^\circ\text{C}$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = -55^\circ\text{C}$	50	-	-	V
		$T_j = 175^\circ\text{C}$	2	3.0	4.0	V
		$T_j = -55^\circ\text{C}$	1	-	-	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V};$ $T_j = 175^\circ\text{C}$	-	-	4.4	V
		$T_j = -55^\circ\text{C}$	-	0.05	10	μA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$ $T_j = 175^\circ\text{C}$	-	-	500	μA
		$T_j = -55^\circ\text{C}$	-	0.02	1	μA
$\pm V_{(BR)GSS}$	Gate-source breakdown voltage	$I_G = \pm 1\text{ mA};$ $T_j = 175^\circ\text{C}$	-	-	20	μA
			16	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 25\text{ A}$ $T_j = 175^\circ\text{C}$	-	12	14	$\text{m}\Omega$
			-	-	30	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	8	39	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2200	2900	pF
C_{oss}	Output capacitance		-	500	600	pF
C_{rss}	Feedback capacitance		-	200	270	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 25\text{ A};$ $V_{GS} = 10\text{ V}; R_G = 10\ \Omega$	-	18	26	ns
t_r	Turn-on rise time	Resistive load	-	35	85	ns
$t_{d\text{ off}}$	Turn-off delay time		-	45	60	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	68	A
I_{DRM}	Pulsed reverse drain current		-	-	240	A
V_{SD}	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	1.2	V
		$I_F = 65\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	-	V
t_{rr}	Reverse recovery time	$I_F = 65\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	57	-	ns
Q_{rr}	Reverse recovery charge		-	0.14	-	μC

TrenchMOS™ transistor
Standard level FET

BUK7514-55







AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 65 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ } \Omega$; $T_{mb} = 25 \text{ } ^\circ\text{C}$	-	-	200	mJ









TrenchMOS™ transistor
Standard level FET


BUK7514-55



TrenchMOS™ transistor
Standard level FET

BUK7514-55



TrenchMOS™ transistor
Standard level FET**BUK7514-55**

TrenchMOS™ transistor

Standard level FET

BUK7518-55

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	57	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10\text{ V}$	18	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	16	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	57	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	40	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	228	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}, T_j	Storage & operating temperature	-	- 55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Standard level FET

BUK7518-55

STATIC CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}; T_j = -55^\circ\text{C}$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}; T_j = -55^\circ\text{C}$	50	-	-	V
		$T_j = 175^\circ\text{C}$	2.0	3.0	4.0	V
		$T_j = -55^\circ\text{C}$	1.0	-	-	V
		$T_j = 175^\circ\text{C}$	-	-	4.4	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V}; T_j = 175^\circ\text{C}$	-	0.05	10	μA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}; T_j = 175^\circ\text{C}$	-	0.02	1	μA
$\pm V_{(BR)GSS}$	Gate-source breakdown voltage	$I_G = \pm 1\text{ mA}; T_j = 175^\circ\text{C}$	16	-	20	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 25\text{ A}; T_j = 175^\circ\text{C}$	-	15	18	$\text{m}\Omega$
			-	-	38	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	6	30	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	370	470	pF
C_{rss}	Feedback capacitance		-	170	250	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 25\text{ A}; V_{GS} = 10\text{ V}; R_G = 10\ \Omega$	-	15	22	ns
t_r	Turn-on rise time	Resistive load	-	30	60	ns
$t_{d\text{off}}$	Turn-off delay time		-	35	50	ns
t_f	Turn-off fall time		-	25	38	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	57	A
I_{DRM}	Pulsed reverse drain current		-	-	200	A
V_{SD}	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	1.2	V
		$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	-	V
t_{rr}	Reverse recovery time	$I_F = 50\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	48	-	ns
Q_{rr}	Reverse recovery charge		-	0.1	-	μC

TrenchMOS™ transistor
Standard level FET

BUK7518-55







AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 50 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ } \Omega$; $T_{mb} = 25 \text{ } ^\circ\text{C}$	-	-	125	mJ









TrenchMOS™ transistor
Standard level FET


BUK7518-55



TrenchMOS™ transistor
Standard level FET

BUK7518-55



TrenchMOS™ transistor
Standard level FET**BUK7518-55**

TrenchMOS™ transistor

Standard level FET

BUK7524-55

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	45	A
P_{tot}	Total power dissipation	103	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10\text{ V}$	24	m Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	16	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	45	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	31	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	180	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	103	W
T_{stg}, T_j	Storage & operating temperature	-	-55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 k Ω)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.45	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Standard level FET

BUK7524-55

STATIC CHARACTERISTICS

T_F = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA; T _J = -55°C	55 50	- -	- -	V V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA T _J = 175°C T _J = -55°C	2.0 1.0	3.0 -	4.0 -	V V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 55 V; V _{GS} = 0 V; T _J = 175°C	-	0.05	10	μA
I _{GSS}	Gate source leakage current	V _{GS} = ±10 V; V _{DS} = 0 V T _J = 175°C	-	0.02	1	μA
±V _{(BR)GSS}	Gate source breakdown voltage	I _G = ±1 mA; T _J = 175°C	16	-	-	V
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 10 V; I _D = 25 A T _J = 175°C	-	19	24	mΩ
			-	-	50	mΩ

DYNAMIC CHARACTERISTICS

T_{mb} = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 25 A	4	11	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	1100	1500	pF
C _{oss}	Output capacitance		-	280	340	pF
C _{rss}	Feedback capacitance		-	130	180	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 25 A;	-	12	18	ns
t _r	Turn-on rise time	V _{GS} = 10 V; R _G = 10 Ω	-	19	35	ns
t _{d off}	Turn-off delay time	Resistive load	-	25	35	ns
t _f	Turn-off fall time		-	18	25	ns
L _d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_J = 25°C unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current		-	-	45	A
I _{DRM}	Pulsed reverse drain current		-	-	160	A
V _{SD}	Diode forward voltage	I _F = 25 A; V _{GS} = 0 V I _F = 40 A; V _{GS} = 0 V	-	0.95 1.0	1.2	V
t _{rr}	Reverse recovery time	I _F = 40 A; -di _F /dt = 100 A/μs;	-	40	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = -10 V; V _R = 30 V	-	0.07	-	μC

TrenchMOS™ transistor
Standard level FET

BUK7524-55







AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 40 \text{ A}; V_{DD} \leq 25 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ } \Omega; T_{mb} = 25 \text{ } ^\circ\text{C}$	-	-	80	mJ









TrenchMOS™ transistor
Standard level FET


BUK7524-55



TrenchMOS™ transistor
Standard level FET

BUK7524-55



TrenchMOS™ transistor
Standard level FET**BUK7524-55**

TrenchMOS™ transistor Logic level FET

BUK9508-55

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	75	A
P_{tot}	Total power dissipation	187	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	8	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	10	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	75	A
I_U	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	65	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	187	W
T_{stg}, T_j	Storage & operating temperature	-	-55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	0.8	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Logic level FET

BUK9508-55

STATIC CHARACTERISTICS

T_j = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA; T _j = -55°C	55 50	- -	- -	V V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA T _j = 175°C T _j = -55°C	1.0 0.5	1.5 -	2.0 - 2.3	V V V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 55 V; V _{GS} = 0 V; T _j = 175°C	-	0.05	10	μA
I _{GSS}	Gate source leakage current	V _{GS} = ±5 V; V _{DS} = 0 V T _j = 175°C	-	0.02	500	μA
±V _{(BR)GSS}	Gate-source breakdown voltage	I _G = ±1 mA; T _j = 175°C	10	-	10	μA
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 5 V; I _D = 25 A T _j = 175°C	-	6.5	8 17	mΩ mΩ

DYNAMIC CHARACTERISTICS

T_{mb} = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 25 A	40	90	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	5200	6900	pF
C _{oss}	Output capacitance		-	840	1000	pF
C _{rss}	Feedback capacitance		-	350	480	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 25 A; V _{GS} = 5 V; R _{GE} = 10 Ω	-	45	60	ns
t _r	Turn-on rise time		-	120	170	ns
t _{d off}	Turn-off delay time		-	225	300	ns
t _f	Turn-off fall time		-	100	135	ns
L _d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_j = 25°C unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current		-	-	75	A
I _{DRM}	Pulsed reverse drain current		-	-	240	A
V _{SD}	Diode forward voltage	I _F = 25 A; V _{GS} = 0 V I _F = 75 A; V _{GS} = 0 V	-	0.85 1.0	1.2 -	V V
t _{rr}	Reverse recovery time	I _F = 75 A; -di _F /dt = 100 A/μs;	-	65	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = -10 V; V _R = 30 V	-	0.18	-	μC

TrenchMOS™ transistor
Logic level FET

BUK9508-55







AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 75 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 5 \text{ V}$; $R_{GS} = 50 \text{ } \Omega$; $T_{mb} = 25 \text{ } ^\circ\text{C}$	-	-	500	mJ









TrenchMOS™ transistor
Logic level FET

BUK9508-55



TrenchMOS™ transistor Logic level FET


BUK9508-55



TrenchMOS™ transistor

Logic level FET

BUK9508-55



TrenchMOS™ transistor

Logic level FET

BUK9514-55

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	68	A
P_{tot}	Total power dissipation	142	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	14	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	10	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	68	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	48	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	142	W
T_{stg}, T_j	Storage & operating temperature	-	-55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.05	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Logic level FET

BUK9514-55

STATIC CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA};$ $T_j = -55^\circ\text{C}$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = 175^\circ\text{C}$	50	-	-	V
		$T_j = -55^\circ\text{C}$	1.0	1.5	2.0	V
		$T_j = 175^\circ\text{C}$	0.5	-	-	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V};$ $T_j = 175^\circ\text{C}$	-	-	2.3	V
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 5\text{ V}; V_{DS} = 0\text{ V}$ $T_j = 175^\circ\text{C}$	-	0.05	10	μA
$\pm V_{(BR)GSS}$	Gate-source breakdown voltage	$I_G = \pm 1\text{ mA};$ $T_j = 175^\circ\text{C}$	-	-	500	μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$ $T_j = 175^\circ\text{C}$	-	0.02	1	μA
			10	-	10	μA
			-	-	-	V
			-	12	14	$\text{m}\Omega$
			-	-	30	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	30	65	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2900	3800	pF
C_{oss}	Output capacitance		-	500	600	pF
C_{rss}	Feedback capacitance		-	240	330	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 25\text{ A};$ $V_{GS} = 5\text{ V}; R_G = 10\ \Omega$	-	35	50	ns
t_r	Turn-on rise time		-	95	145	ns
t_{doff}	Turn-off delay time		-	130	180	ns
t_f	Turn-off fall time		-	60	80	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	68	A
I_{DRM}	Pulsed reverse drain current		-	-	240	A
V_{SD}	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	1.2	V
		$I_F = 65\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	-	V
t_{rr}	Reverse recovery time	$I_F = 65\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	57	-	ns
Q_{rr}	Reverse recovery charge		-	0.14	-	μC

TrenchMOS™ transistor
 Logic level FET

BUK9514-55

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 65 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 5 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_{mb} = 25 \text{ }^\circ\text{C}$	-	-	200	mJ



TrenchMOS™ transistor
Logic level FET

BUK9514-55




Fig. 5. Typical output characteristics, $T_j = 25\text{ }^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig. 8. Typical transconductance, $T_j = 25\text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 6. Typical on-state resistance, $T_j = 25\text{ }^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$; $I_D = 25\text{ A}$; $V_{GS} = 5\text{ V}$




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j










Fig. 10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$


TrenchMOS™ transistor
Logic level FET

BUK9514-55



TrenchMOS™ transistor
Logic level FET

BUK9514-55



TrenchMOS™ transistor

Logic level FET

BUK9518-55

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	57	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	18	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	10	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	57	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	40	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	228	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}, T_j	Storage & operating temperature	-	- 55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Logic level FET

BUK9518-55

STATIC CHARACTERISTICS

T_j = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V; I _D = 0.25 mA; T _j = -55°C	55	-	-	V
V _{GS(TO)}	Gate threshold voltage	V _{DS} = V _{GS} ; I _D = 1 mA T _j = 175°C	1.0	1.5	2.0	V
		T _j = -55°C	0.5	-	-	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 55 V; V _{GS} = 0 V; T _j = 175°C	-	0.05	10	μA
I _{GSS}	Gate source leakage current	V _{GS} = ±5 V; V _{DS} = 0 V T _j = 175°C	-	0.02	1	μA
±V _{(BR)GSS}	Gate-source breakdown voltage	I _G = ±1 mA;	10	-	-	V
R _{DS(ON)}	Drain-source on-state resistance	V _{GS} = 5 V; I _D = 25 A T _j = 175°C	-	15	18	mΩ
			-	-	38	mΩ

DYNAMIC CHARACTERISTICS

T_{mb} = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	V _{DS} = 25 V; I _D = 25 A	25	52	-	S
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	2000	2600	pF
C _{oss}	Output capacitance		-	390	490	pF
C _{rss}	Feedback capacitance		-	200	290	pF
t _{d on}	Turn-on delay time	V _{DD} = 30 V; I _D = 25 A;	-	30	45	ns
t _r	Turn-on rise time	V _{GS} = 5 V; R _G = 10 Ω	-	80	130	ns
t _{d off}	Turn-off delay time		-	100	140	ns
t _f	Turn-off fall time		-	50	75	ns
L _d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L _d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L _s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_j = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current		-	-	57	A
I _{DRM}	Pulsed reverse drain current		-	-	200	A
V _{SD}	Diode forward voltage	I _F = 25 A; V _{GS} = 0 V	-	0.95	1.2	V
		I _F = 50 A; V _{GS} = 0 V	-	1.0	-	V
t _{rr}	Reverse recovery time	I _F = 50 A; -di _F /dt = 100 A/μs;	-	48	-	ns
Q _{rr}	Reverse recovery charge	V _{GS} = -10 V; V _R = 30 V	-	0.1	-	μC

TrenchMOS™ transistor
Logic level FET

BUK9518-55

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 50 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 5 \text{ V}$; $R_{GS} = 50 \Omega$; $T_{mb} = 25 \text{ }^\circ\text{C}$	-	-	125	mJ




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D, 25 \text{ }^\circ\text{C}} = f(T_{mb})$




Fig.3. Safe operating area. $T_{mb} = 25 \text{ }^\circ\text{C}$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig.2. Normalised continuous drain current.
 $I_D\% = 100 \cdot I_D / I_{D, 25 \text{ }^\circ\text{C}} = f(T_{mb})$; conditions: $V_{GS} \geq 5 \text{ V}$










Fig.4. Transient thermal impedance.
 $Z_{th j-mb} = f(t)$; parameter $D = t_p / T$







TrenchMOS™ transistor
Logic level FET

BUK9518-55




TrenchMOS™ transistor
Logic level FET

BUK9518-55



TrenchMOS™ transistor
Logic level FET

BUK9518-55



TrenchMOS™ transistor

Logic level FET

BUK9524-55

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	45	A
P_{tot}	Total power dissipation	103	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	24	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	10	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	45	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	31	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	180	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	103	W
T_{stg}, T_j	Storage & operating temperature	-	-55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_c	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.45	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor

Logic level FET

BUK9524-55

STATIC CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA};$ $T_j = -55^\circ\text{C}$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = 175^\circ\text{C}$ $T_j = -55^\circ\text{C}$	50 1 0.5	- 1.5 -	- 2 2.3	V V V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V};$ $T_j = 175^\circ\text{C}$	-	0.05	10	μA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 5\text{ V}; V_{DS} = 0\text{ V}$ $T_j = 175^\circ\text{C}$	-	0.02	1	μA
$\pm V_{(BR)GSS}$	Gate-source breakdown voltage	$I_G = \pm 1\text{ mA};$	10	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$ $T_j = 175^\circ\text{C}$	-	19	24	$\text{m}\Omega$
			-	-	50	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	15	40	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	300	360	pF
C_{rss}	Feedback capacitance		-	150	200	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 25\text{ A};$	-	30	45	ns
t_r	Turn-on rise time	$V_{GS} = 5\text{ V}; R_G = 10\ \Omega$	-	80	130	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	95	135	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	45	A
I_{DRM}	Pulsed reverse drain current		-	-	160	A
V_{SD}	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$ $I_F = 40\text{ A}; V_{GS} = 0\text{ V}$	-	0.95 1.0	1.2	V
t_{rr}	Reverse recovery time	$I_F = 40\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	40	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	0.07	-	μC

TrenchMOS™ transistor
Logic level FET

BUK9524-55







AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 40 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ } \Omega$; $T_{mb} = 25 \text{ } ^\circ\text{C}$	-	-	80	mJ









TrenchMOS™ transistor Logic level FET

BUK9524-55



TrenchMOS™ transistor
Logic level FET

BUK9524-55



TrenchMOS™ transistor
Logic level FET

BUK9524-55




Fig.17. Switching test circuit.

PowerMOS transistor

PHB36N06E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	41	A
P_{tot}	Total power dissipation	125	W
T_J	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	38	mΩ


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	41	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_J	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board (see Fig. 18).	50	-	K/W

PowerMOS transistor

PHB36N06E

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	30	38	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	7	14	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	900	1600	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	15	30	ns
t_r	Turn-on rise time		-	55	90	ns
$t_{d\text{ off}}$	Turn-off delay time		-	75	125	ns
t_f	Turn-off fall time		-	60	100	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.30	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

PHB36N06E







PowerMOS transistor

PHB36N06E



PowerMOS transistor

PHB36N06E



PowerMOS transistor

PHP10N10E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	11	A
P_{tot}	Total power dissipation	60	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.25	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	11	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7.7	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	44	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP10N10E

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5.5\text{ A}$	-	0.22	0.25	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	3	4.2	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	9	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
t_f	Turn-off fall time		-	20	40	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	11	A
I_{DRM}	Pulsed reverse drain current	-	-	-	44	A
V_{SD}	Diode forward voltage	$I_F = 11\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 11\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.35	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 11\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	35	mJ







PowerMOS transistor

PHP10N10E



PowerMOS transistor

PHP10N10E



PowerMOS transistor

PHP10N10E




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 11$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 11$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_J




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

PHP10N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	10	A
P_{tot}	Total power dissipation	125	W
$R_{DS(on)}$	Drain-source on-state resistance	0.55	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
V_{DGR}	Drain-gate voltage		-	400	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	10	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 100^\circ\text{C}$ $T_{mb} = 25^\circ\text{C}$	-	6.2	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25^\circ\text{C}$	-	10	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	40	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega$	-	520	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$T_j = 25^\circ\text{C}$ prior to surge $T_j = 100^\circ\text{C}$ prior to surge $I_D = 10 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega; T_j \leq 150^\circ\text{C}$	-	83	mJ
			-	13	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP10N40E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 320\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{n}\Omega$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$	-	0.4	0.55	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 10\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 5\text{ A}$	4	6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
C_{oss}	Output capacitance		-	170	270	pF
C_{rss}	Feedback capacitance		-	70	120	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}; V_{DS} = 320\text{ V}$	-	65	-	nC
Q_{gs}	Gate to source charge		-	8	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	37	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	20	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\ \Omega$	-	200	250	ns
t_f	Turn-off fall time		-	75	90	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 10\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP12N10E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	14	A
P_{tot}	Total power dissipation	75	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	14	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	10	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	56	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP12N10E

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(To)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$	-	0.15	0.16	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}$	4.0	5.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	660	825	pF
C_{oss}	Output capacitance		-	140	200	pF
C_{rss}	Feedback capacitance		-	60	100	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{d\text{off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.6	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	70	mJ







PowerMOS transistor

PHP12N10E



PowerMOS transistor

PHP12N10E



PowerMOS transistor

PHP12N10E




Fig. 13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$; conditions: $I_D = 14\text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating. $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14\text{ A}$




Fig. 14. Typical reverse diode current. $I_F = f(V_{S_{DS}})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit. $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS}'(BV_{DSS}' - V_{DD})$

PowerMOS transistor

PHP15N06E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	15	A
P_{tot}	Total power dissipation	60	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.13	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	15	A
I_D	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	11	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP15N06E

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 8.5\text{ A}$	-	0.11	0.13	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	3.5	4.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	70	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	8	14	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	45	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
t_f	Turn-off fall time		-	30	45	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	15	A
I_{DRM}	Pulsed reverse drain current	-	-	-	60	A
V_{SD}	Diode forward voltage	$I_F = 15\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	1.7	V
t_{rr}	Reverse recovery time	$I_F = 15\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.18	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 15\text{ A}; V_{DD} \leq 30\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ







PowerMOS transistor

PHP15N06E



PowerMOS transistor

PHP15N06E



PowerMOS transistor

PHP15N06E




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 15 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 15 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{S_DS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

PHP18N20E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	18	A
P_{tot}	Total power dissipation	136	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.18	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
V_{DGR}	Drain-gate voltage		-	200	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	18	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 100^\circ\text{C}$	-	12.5	A
		$T_{mb} = 25^\circ\text{C}$	-	72	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25^\circ\text{C}$	-	18	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	72	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature		-55	175	$^\circ\text{C}$
T_j	Junction temperature		-	175	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 18 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \Omega$; $T_j = 25^\circ\text{C}$ prior to surge	-	100	mJ

PowerMOS transistor

PHP18N20E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.1	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$	-	1.0	10	μA
		$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 11\text{ A}$	-	0.16	0.18	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 18\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.6	V

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 11\text{ A}$	6.7	8.4	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1850	pF
C_{oss}	Output capacitance		-	245	325	pF
C_{rss}	Feedback capacitance		-	45	90	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_d = 18\text{ A}; V_{DS} = 160\text{ V}$	-	40	-	nC
Q_{gs}	Gate to source charge		-	7	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	20	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	18	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	35	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	85	120	ns
t_f	Turn-off fall time		-	35	50	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 18\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.0	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP1N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	2	A
P_{tot}	Total power dissipation	50	W
$R_{DS(ON)}$	Drain-source on-state resistance	5	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	2.0	A
		$T_{mb} = 100^\circ\text{C}$	-	1.3	A
		$T_{mb} = 25^\circ\text{C}$	-	8.0	A
I_{DM}	Drain current (pulse peak value)		-	-	-
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25^\circ\text{C}$	-	2.0	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	8.0	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	50	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \Omega$	-	120	mJ
		$T_j = 25^\circ\text{C}$ prior to surge	-	20	mJ
		$T_j = 100^\circ\text{C}$ prior to surge	-	3.6	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \Omega$; $T_j \leq 150^\circ\text{C}$	-	-	-

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP1N50E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	10	100	μA
		$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1\text{ A}$	-	4.5	5.0	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 2\text{ A}; V_{GS} = 0\text{ V}$	-	0.8	1.2	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1\text{ A}$	0.5	0.9	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	230	300	pF
C_{oss}	Output capacitance		-	35	50	pF
C_{rss}	Feedback capacitance		-	14	30	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 2\text{ A}; V_{DS} = 400\text{ V}$	-	10	-	nC
Q_{gs}	Gate to source charge		-	1	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	5	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2\text{ A};$	-	10	15	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	30	45	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\ \Omega$	-	30	40	ns
t_f	Turn-off fall time		-	20	30	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 2\text{ A}; -di/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.5	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP1N60E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	1.9	A
P_{tot}	Total power dissipation	50	W
$R_{DS(on)}$	Drain-source on-state resistance	6	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	600	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	1.9	A
		$T_{mb} = 100^\circ\text{C}$	-	1.2	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	7.6	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25^\circ\text{C}$	-	1.9	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	7.6	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	50	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1.9 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	120	mJ
		$T_j = 25^\circ\text{C}$ prior to surge	-	20	mJ
		$T_j = 100^\circ\text{C}$ prior to surge	-	3.6	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 1.9 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150^\circ\text{C}$	-	3.6	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP1N60E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 480\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
V_{SD}	Source-drain diode forward voltage	$V_{GS} = 10\text{ V}; I_D = 0.9\text{ A}$	-	5.3	6	Ω
		$I_F = 1.9\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 0.9\text{ A}$	0.5	0.8	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	224	310	pF
C_{oss}	Output capacitance		-	27	40	pF
C_{rss}	Feedback capacitance		-	6	10	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 1.9\text{ A}; V_{DS} = 480\text{ V}$	-	10	-	nC
Q_{gs}	Gate to source charge		-	1	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	5	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 1.9\text{ A};$	-	10	15	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	30	45	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	30	40	ns
t_f	Turn-off fall time		-	20	30	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 1.9\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	3.5	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP20N06E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	22	A
P_{tot}	Total power dissipation	75	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	22	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	15	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	88	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP20N06E

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}$	-	0.07	0.08	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	4.5	6.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	120	160	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	10	20	ns
t_r	Turn-on rise time		-	35	55	ns
t_{doff}	Turn-off delay time		-	60	90	ns
t_f	Turn-off fall time		-	55	80	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	22	A
I_{DRM}	Pulsed reverse drain current	-	-	-	88	A
V_{SD}	Diode forward voltage	$I_F = 22\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 22\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.25	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 22\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor

PHP20N06E



PowerMOS transistor

PHP20N06E



PowerMOS transistor

PHP20N06E




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 22 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 22 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

PHP26N10E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	26	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	26	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	18	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	104	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP26N10E

STATIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(T0)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 13\text{ A}$	-	0.07	0.08	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	7.0	13.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
C_{oss}	Output capacitance		-	350	500	pF
C_{rss}	Feedback capacitance		-	100	150	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	100	160	ns
t_f	Turn-off fall time		-	50	80	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	26	A
I_{DRM}	Pulsed reverse drain current	-	-	-	104	A
V_{SD}	Diode forward voltage	$I_F = 26\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 26\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.8	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 26\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

PHP26N10E



PowerMOS transistor

PHP26N10E



PowerMOS transistor

PHP26N10E




Fig. 13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$; conditions: $I_D = 26$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating. $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 26$ A




Fig. 14. Typical reverse diode current. $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit. $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

PHP2N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	2.5	A
P_{tot}	Total power dissipation	50	W
$R_{DS(ON)}$	Drain-source on-state resistance	3.5	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
V_{DGR}	Drain-gate voltage		-	400	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	1.6	A
		$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.5	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	50	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	120	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	20	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	3.6	mJ
		$I_D = 2.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-		

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP2N40E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 320\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.25\text{ A}$	-	3.1	3.5	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 2.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1.25\text{ A}$	0.5	0.9	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	225	315	pF
C_{oss}	Output capacitance		-	30	42	pF
C_{rss}	Feedback capacitance		-	6.0	12	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}; V_{DS} = 320\text{ V}$	-	12	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	6	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.2\text{ A};$	-	10	15	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	30	45	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	30	40	ns
t_f	Turn-off fall time		-	20	30	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 2.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.5	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP2N60E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	2.6	A
P_{tot}	Total power dissipation	75	W
$R_{DS(on)}$	Drain-source on-state resistance	4.4	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	600	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.6	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	1.7	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.6	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.6 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega$ $T_j = 25 \text{ }^\circ\text{C}$ prior to surge $T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	190	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 2.6 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega; T_j \leq 150 \text{ }^\circ\text{C}$	-	35	mJ
			-	5	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP2N60E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 480\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.3\text{ A}$	-	4.0	4.4	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 2.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.6	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1.3\text{ A}$	1.0	2.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	600	pF
C_{oss}	Output capacitance		-	50	60	pF
C_{rss}	Feedback capacitance		-	30	55	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 2.6\text{ A}; V_{DS} = 480\text{ V}$	-	18	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	7.5	-	nC
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.1\text{ A};$	-	15	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	40	60	ns
t_{doff}	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	50	65	ns
t_f	Turn-off fall time		-	30	40	ns
t_{rr}	Source-drain diode Reverse recovery time	$I_F = 2.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	3.5	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP3055E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	12	A
P_{tot}	Total power dissipation	40	W
$R_{DS(on)}$	Drain-source on-state resistance; $V_{GS} = 10$ V	0.15	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20$ k Ω	-	60	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25$ °C	-	12	A
		$T_{mb} = 100$ °C	-	9	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25$ °C	-	26	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25$ °C	-	12	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25$ °C	-	26	A
P_{tot}	Total power dissipation	$T_{mb} = 25$ °C	-	40	W
T_{stg}	Storage temperature		-55	175	°C
T_j	Junction temperature		-	175	°C

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 12$ A; $V_{DD} \leq 50$ V; $V_{GS} = 10$ V; $R_{GS} = 50$ Ω ; $T_j = 25$ °C prior to surge	-	25	mJ

PowerMOS transistor

PHP3055E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	3.1	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$	-	1.0	10	μA
		$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 6\text{ A}$	-	-	0.15	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V

DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 6\text{ A}$	4	-	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	345	-	pF
C_{oss}	Output capacitance		-	130	-	pF
C_{rss}	Feedback capacitance		-	60	-	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_d = 12\text{ A}; V_{DS} = 48\text{ V}$	-	12	-	nC
Q_{gs}	Gate to source charge		-	6.5	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	5.5	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 25\text{ V}; I_D = 6\text{ A};$	-	-	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	-	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\ \Omega$	-	-	65	ns
t_f	Turn-off fall time		-	-	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	50	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.15	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Logic level FET

PHP3055L

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	12	A
P_{tot}	Total power dissipation	40	W
$R_{DS(on)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.18	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
V_{DGR}	Drain-gate voltage		-	60	V
$\pm V_{GS}$	Gate-source voltage		-	15	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	12	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	9	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	26	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	12	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	26	A
T_{stg}	Storage temperature		-55	175	$^\circ\text{C}$
T_j	Junction temperature		-	175	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 12\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 5\text{ V}$; $R_{GS} = 50\text{ }\Omega$; $T_j = 25\text{ }^\circ\text{C}$ prior to surge	-	25	mJ

PowerMOS transistor
Logic level FET

PHP3055L

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	3.1	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$ $V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1.0	10	μA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 6\text{ A}$	-	-	0.18	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 6\text{ A}$	5	-	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	345	-	pF
C_{oss}	Output capacitance		-	130	-	pF
C_{rss}	Feedback capacitance		-	60	-	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 12\text{ A}; V_{DS} = 48\text{ V}$	-	7	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	8	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 25\text{ V}; I_D = 6\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	-	20	ns
t_r	Turn-on rise time		-	-	60	ns
$t_{d\ off}$	Turn-off delay time		-	-	65	ns
t_f	Turn-off fall time		-	-	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 12\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	50	-	ns
Q_{rr}	Source-drain diode reverse recovery charge		-	0.15	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP33N10

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	34	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.057	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	34	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	24	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	136	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP33N10

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 15\text{ A}$	-	0.052	0.057	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 15\text{ A}$	12	16	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	450	600	pF
C_{rss}	Feedback capacitance		-	130	200	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	20	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V};$	-	40	60	ns
$t_{d\text{off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega;$	-	150	200	ns
t_f	Turn-off fall time	$R_{GS} = 50\text{ }\Omega$	-	65	85	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	34	A
I_{DRM}	Pulsed reverse drain current	-	-	-	136	A
V_{SD}	Diode forward voltage	$I_F = 34\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
t_{rr}	Reverse recovery time	$I_F = 34\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	100	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	1.0	-	μC







PowerMOS transistor

PHP33N10



PowerMOS transistor

PHP33N10



PowerMOS transistor

PHP33N10




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 34$ A; parameter V_{DS}




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

PowerMOS transistor

PHP36N06E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
The device is intended for use in automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	41	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	38	mΩ


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	41	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	29	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	164	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature	-	-55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	1.2	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		60	-	K/W

PowerMOS transistor

PHP36N06E

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	30	38	m Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	7	14	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	900	1600	pF
C_{oss}	Output capacitance		-	420	600	pF
C_{rss}	Feedback capacitance		-	160	275	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }^{\Omega};$	-	55	90	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }^{\Omega}$	-	75	125	ns
t_f	Turn-off fall time		-	60	100	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	41	A
I_{DRM}	Pulsed reverse drain current	-	-	-	164	A
V_{SD}	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
t_{rr}	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	μC







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }^{\Omega}$	-	-	100	mJ







PowerMOS transistor

PHP36N06E



PowerMOS transistor

PHP36N06E



PowerMOS transistor

PHP36N06E




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 41$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 41$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

PHP3N20E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	3.5	A
P_{tot}	Total power dissipation	20	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.5	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	200	V
V_{DGR}	Drain-gate voltage	$R_{GC} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	3.5	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.2	A
		$T_{mb} = 25 \text{ }^\circ\text{C}$	-	14	A
I_{DM}	Drain current (pulse peak value)		-	3.5	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	3.5	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	14	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	20	W
T_{stg}	Storage temperature		-55	175	$^\circ\text{C}$
T_j	Junction temperature		-	175	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 3.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	40	mJ

PowerMOS transistor

PHP3N20E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th,j-mb}$	Thermal resistance junction to mounting base		-	-	3.1	K/W
$R_{th,j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$	-	1.0	10	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
V_{SD}	Source-drain diode forward voltage	$V_{GS} = 10\text{ V}; I_D = 1.25\text{ A}$	-	-	1.5	Ω
		$I_F = 3.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.5	2.0	V

DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1.7\text{ A}$	0.8	-	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_G = 3.5\text{ A}; V_{DS} = 160\text{ V}$	-	-	8	nC
Q_{gs}	Gate to source charge		-	-	2	nC
Q_{gd}	Gate to drain (Miller) charge		-	-	4	nC
t_{don}	Turn-on delay time	$V_{DD} = 100\text{ V}; I_D = 1.7\text{ A};$	-	10	-	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	30	-	ns
t_{doff}	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	30	-	ns
t_f	Turn-off fall time		-	20	-	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 3.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	0.35	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP3N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	3.2	A
P_{tot}	Total power dissipation	75	W
$R_{DS(ON)}$	Drain-source on-state resistance	3	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	3.2	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.0	A
		$T_{mb} = 25 \text{ }^\circ\text{C}$	-	13	A
I_{DM}	Drain current (pulse peak value)		-	13	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	3.2	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	13	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 3.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$ $T_j = 25 \text{ }^\circ\text{C}$ prior to surge $T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	210	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 3.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	33	mJ
			-	5	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP3N50E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.6\text{ A}$	-	2.4	3.0	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 3.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.5	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1.6\text{ A}$	1.0	2.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	55	80	pF
C_{rss}	Feedback capacitance		-	20	55	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 3.2\text{ A}; V_{DS} = 400\text{ V}$	-	20	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	10	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$	-	15	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	40	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	50	65	ns
t_f	Turn-off fall time		-	30	40	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 3.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	3.5	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP3N60E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	4.3	A
P_{tot}	Total power dissipation	100	W
$R_{DS(on)}$	Drain-source on-state resistance	2.2	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	600	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	4.3	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.7	A
		$T_{mb} = 25 \text{ }^\circ\text{C}$	-	17	A
I_{DM}	Drain current (pulse peak value)		-	17	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	4.3	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	17	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	100	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 4.3 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega$	-	290	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	46	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	7.5	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 4.3 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega; T_j \leq 150 \text{ }^\circ\text{C}$	-	7.5	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP3N60E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.25	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$ $V_{DS} = 480\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.15\text{ A}$	-	10	100	nA
V_{SD}	Source-drain diode forward voltage	$I_F = 4.3\text{ A}; V_{GS} = 0\text{ V}$	-	2.1	2.2	Ω
			-	1.1	1.4	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 2.15\text{ A}$	1.5	2.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
C_{oss}	Output capacitance		-	90	140	pF
C_{rss}	Feedback capacitance		-	40	70	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 4.3\text{ A}; V_{DS} = 480\text{ V}$	-	35	-	nC
Q_{gs}	Gate to source charge		-	8	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	14	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.5\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	10	45	ns
t_r	Turn-on rise time		-	45	60	ns
$t_{d\ off}$	Turn-off delay time		-	100	140	ns
t_f	Turn-off fall time		-	40	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 4.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP4N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	4.2	A
P_{tot}	Total power dissipation	75	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.8	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	400	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	4.2	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.6	A
		$T_{mb} = 25 \text{ }^\circ\text{C}$	-	17	A
I_{DM}	Drain current (pulse peak value)		-	4.2	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	17	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	$^\circ\text{C}$
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 4.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	190	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	35	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	5	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 4.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-		

1: Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP4N40E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$ $V_{DS} = 320\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.1\text{ A}$	-	1.5	1.8	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 4.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.6	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 2.1\text{ A}$	1.7	2.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	360	500	pF
C_{oss}	Output capacitance		-	60	80	pF
C_{rss}	Feedback capacitance		-	25	60	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 4.2\text{ A}; V_{DS} = 320\text{ V}$	-	19	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	10	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.5\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	15	20	ns
t_r	Turn-on rise time		-	40	60	ns
$t_{d\ off}$	Turn-off delay time		-	50	65	ns
t_f	Turn-off fall time		-	30	40	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 4.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	300	-	ns
Q_{rr}	Source-drain diode reverse recovery charge		-	2.5	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP4N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	5.3	A
P_{tot}	Total power dissipation	100	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.5	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
V_{DGR}	Drain-gate voltage		-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	5.3	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 100^\circ\text{C}$	-	3.3	A
		$T_{mb} = 25^\circ\text{C}$	-	21	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25^\circ\text{C}$	-	5.3	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	21	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	100	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 5.3 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \Omega$	-	280	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$T_j = 25^\circ\text{C}$ prior to surge	-	44	mJ
		$T_j = 100^\circ\text{C}$ prior to surge	-	7.4	mJ
		$I_D = 5.3 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \Omega$; $T_j \leq 150^\circ\text{C}$	-		

Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP4N50E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.25	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.65\text{ A}$	-	1.3	1.5	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 5.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 2.65\text{ A}$	1.5	2.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
C_{oss}	Output capacitance		-	90	140	pF
C_{rss}	Feedback capacitance		-	40	70	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 5.3\text{ A}; V_{DS} = 400\text{ V}$	-	35	-	nC
Q_{gs}	Gate to source charge		-	4	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	16	-	nC
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.6\text{ A};$	-	10	45	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	60	ns
t_{doff}	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	100	140	ns
t_f	Turn-off fall time		-	40	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 5.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP50N06

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	52	A
P_{tot}	Total power dissipation	150	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.028	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	52	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	36	A
P_{tot}	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	208	A
T_{stg}	Storage temperature	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
T_j	Junction temperature	-	-55	175	°C
			-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP50N06

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 29\text{ A}$	-	0.024	0.028	Ω

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 29\text{ A}$	17	22	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
C_{oss}	Output capacitance		-	800	1000	pF
C_{rss}	Feedback capacitance		-	270	400	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V};$ $R_{GS} = 50\ \Omega;$ $R_{gen} = 50\ \Omega$	-	20	30	ns
t_r	Turn-on rise time		-	70	100	ns
$t_{d\ off}$	Turn-off delay time		-	170	220	ns
t_f	Turn-off fall time		-	120	160	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	52	A
I_{DRM}	Pulsed reverse drain current	-	-	-	208	A
V_{SD}	Diode forward voltage	$I_F = 52\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
t_{rr}	Reverse recovery time	$I_F = 52\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.4	-	μC







PowerMOS transistor

PHP50N06



PowerMOS transistor

PHP50N06



PowerMOS transistor

PHP50N06




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 52 A$; parameter V_{DS}




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 V$; parameter T_j

PowerMOS transistor

PHP5N20E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	5	A
P_{tot}	Total power dissipation	40	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.8	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	5	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	3	A
		$T_{mb} = 25 \text{ }^\circ\text{C}$	-	20	A
I_{DM}	Drain current (pulse peak value)		-	20	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	5	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	20	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	40	W
T_{stg}	Storage temperature		-55	175	$^\circ\text{C}$
T_j	Junction temperature		-	175	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	75	mJ

PowerMOS transistor

PHP5N20E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$	-	1.0	10	μA
		$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	-	0.8	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 5\text{ A}; V_{GS} = 0\text{ V}$	-	1.5	2	V

DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 4\text{ V}; I_D = 2.5\text{ A}$	1.3	-	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	350	480	pF
C_{oss}	Output capacitance		-	70	120	pF
C_{rss}	Feedback capacitance		-	35	60	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_d = 5\text{ A}; V_{DS} = 160\text{ V}$	-	11	-	nC
Q_{gs}	Gate to source charge		-	5	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	6	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 100\text{ V}; I_D = 2.5\text{ A};$	-	-	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	-	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	-	100	ns
t_f	Turn-off fall time		-	-	60	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	0.9	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP5N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	6.5	A
P_{tot}	Total power dissipation	100	W
$R_{DS(on)}$	Drain-source on-state resistance	1.0	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	400	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	6.5	A
		$T_{mb} = 100^\circ\text{C}$	-	4.1	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	26	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25^\circ\text{C}$	-	6.5	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	26	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	100	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 6.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	290	mJ
		$T_j = 25^\circ\text{C}$ prior to surge	-	46	mJ
		$T_j = 100^\circ\text{C}$ prior to surge	-	7.4	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 6.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150^\circ\text{C}$	-	7.4	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP5N40E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.25	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$ $V_{DS} = 320\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.25\text{ A}$	-	0.8	1.0	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 6.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 3.25\text{ A}$	2.0	3.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
C_{oss}	Output capacitance		-	120	180	pF
C_{rss}	Feedback capacitance		-	50	70	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 6.5\text{ A}; V_{DS} = 320\text{ V}$	-	35	-	nC
Q_{gs}	Gate to source charge		-	4	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	18	-	nC
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.7\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	10	25	ns
t_r	Turn-on rise time		-	25	40	ns
t_{doff}	Turn-off delay time		-	120	140	ns
t_f	Turn-off fall time		-	40	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 6.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP6N60E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	6.5	A
P_{tot}	Total power dissipation	125	W
$R_{DS(on)}$	Drain-source on-state resistance	1.2	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	600	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	6.5	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	4.1	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	26	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	6.5	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	26	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 6.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	570	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	91	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	13	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 6.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	13	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP6N60E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$ $V_{DS} = 480\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.25\text{ A}$	-	0.87	1.2	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 6.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.5	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 3.25\text{ A}$	2.5	5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
C_{oss}	Output capacitance		-	170	270	pF
C_{rss}	Feedback capacitance		-	70	120	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_d = 6.5\text{ A}; V_{DS} = 480\text{ V}$	-	67	-	nC
Q_{gs}	Gate to source charge		-	7	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	33	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	20	40	ns
t_r	Turn-on rise time		-	60	90	ns
$t_{d\ off}$	Turn-off delay time		-	200	250	ns
t_f	Turn-off fall time		-	75	90	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 6.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

PHP8N20E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	200	V
I_D	Drain current (DC)	9.2	A
P_{tot}	Total power dissipation	90	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.4	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	200	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	9.2	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	6.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	36	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	90	W
T_{stg}	Storage temperature	-	- 55	175	°C
T_j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP8N20E

STATIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	5.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	850	pF
C_{oss}	Output capacitance		-	100	160	pF
C_{rss}	Feedback capacitance		-	50	80	pF
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	12	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
t_{doff}	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	80	120	ns
t_f	Turn-off fall time		-	40	60	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25\text{ °C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	36	A
V_{SD}	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 9.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1.2	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25\text{ °C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ

PowerMOS transistor

PHP8N20E



PowerMOS transistor

PHP8N20E




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_j = 25\text{ °C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25\text{ °C}$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ °C}} = f(T_j)$; $I_D = 3.5\text{ A}$; $V_{GS} = 10\text{ V}$




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$

PowerMOS transistor

PHP8N20E




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 9$ A; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 9$ A




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

PowerMOS transistor

PHP8N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	8	A
P_{tot}	Total power dissipation	125	W
$R_{DS(on)}$	Drain-source on-state resistance	0.8	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	8	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$	-	5.1	A
		$T_{mb} = 25 \text{ }^\circ\text{C}$	-	32	A
I_{DM}	Drain current (pulse peak value)		-	8	A
I_{DR}	Source-drain diode current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	8	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	32	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 8 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	510	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	82	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	13	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 8 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	13	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHP8N50E

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
V_{SD}	Source-drain diode forward voltage	$V_{GS} = 10\text{ V}; I_D = 4\text{ A}$	-	0.67	0.8	Ω
		$I_F = 8\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 4\text{ A}$	4	6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
C_{oss}	Output capacitance		-	170	270	pF
C_{rss}	Feedback capacitance		-	70	120	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 8\text{ A}; V_{DS} = 400\text{ V}$	-	65	-	nC
Q_{gs}	Gate to source charge		-	8	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	34	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	20	40	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50\text{ }\Omega$	-	200	250	ns
t_f	Turn-off fall time		-	75	90	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 8\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6	-	μC
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP20N06E

PHX15N06E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	13	A
P_{tot}	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	13	A
I_D	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	8.2	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	52	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature	-	-55	150	$^\circ\text{C}$
T_j	Junction temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

PowerMOS transistor

PHX15N06E

STATIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 9\text{ A}$	-	0.065	0.08	Ω

DYNAMIC CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 9\text{ A}$	4.5	6.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
C_{oss}	Output capacitance		-	240	350	pF
C_{rss}	Feedback capacitance		-	120	160	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
t_r	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	35	55	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
t_f	Turn-off fall time		-	55	80	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	13	A
I_{DRM}	Pulsed reverse drain current	-	-	-	52	A
V_{SD}	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
t_{rr}	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.20	-	μC





PowerMOS transistor

PHX15N06E

AVALANCHE LIMITING VALUE







$T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 22\text{ A}$; $V_{DD} \leq 25\text{ V}$; $V_{GS} = 10\text{ V}$; $R_{GS} = 50\text{ }\Omega$	-	-	50	mJ









PowerMOS transistor

PHX15N06E



PowerMOS transistor

PHX15N06E



PowerMOS transistor
Isolated version of PHP2N40E

PHX1N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	1.75	A
P_{tot}	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	3.5	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	400	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.75	A
		$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.1	A
		$T_{hs} = 25 \text{ }^\circ\text{C}$	-	7.0	A
I_{DM}	Drain current (pulse peak value)		-	7.0	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.75	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	7.0	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	120	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	20	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	3.6	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 2.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	3.6	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX1N40E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 320\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 1.25\text{ A}$	-	3.1	3.5	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 2.5\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.4	2.0	V

PowerMOS transistor

PHX1N40E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1.25\text{ A}$	0.5	0.9	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	225	315	pF
C_{oss}	Output capacitance		-	30	42	pF
C_{rss}	Feedback capacitance		-	6.0	12	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}; V_{DS} = 320\text{ V}$	-	12	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	6	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.2\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	10	15	ns
t_r	Turn-on rise time		-	30	45	ns
$t_{d\ off}$	Turn-off delay time		-	30	40	ns
t_f	Turn-off fall time		-	20	30	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 2.5\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.5	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor Isolated version for PHP1N50E

PHX1N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	1.4	A
P_{tot}	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	5	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25^\circ\text{C}$	-	1.4	A
		$T_{hs} = 100^\circ\text{C}$	-	0.9	A
		$T_{hs} = 25^\circ\text{C}$	-	5.6	A
I_{DM}	Drain current (pulse peak value)		-	1.4	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25^\circ\text{C}$	-	1.4	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	5.6	A
P_{tot}	Total power dissipation	$T_{hs} = 25^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	120	mJ
		$T_j = 25^\circ\text{C}$ prior to surge	-	20	mJ
		$T_j = 100^\circ\text{C}$ prior to surge	-	3.6	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150^\circ\text{C}$	-	3.6	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX1N50E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 1\text{ A}$	-	4.5	5.0	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 2\text{ A}$; $V_{GS} = 0\text{ V}$	-	0.8	1.2	V

PowerMOS transistor

PHX1N50E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1\text{ A}$	0.5	0.9	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	230	300	pF
C_{oss}	Output capacitance		-	35	50	pF
C_{rss}	Feedback capacitance		-	14	30	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 2\text{ A}; V_{DS} = 400\text{ V}$	-	10	-	nC
Q_{gs}	Gate to source charge		-	1	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	5	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	10	15	ns
t_r	Turn-on rise time		-	30	45	ns
$t_{d\ off}$	Turn-off delay time		-	30	40	ns
t_f	Turn-off fall time		-	20	30	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.5	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP1N60E

PHX1N60E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	1.3	A
P_{tot}	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	6	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	600	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25^\circ\text{C}$	-	1.3	A
		$T_{hs} = 100^\circ\text{C}$	-	0.83	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	5.2	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25^\circ\text{C}$	-	1.3	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	5.2	A
P_{tot}	Total power dissipation	$T_{hs} = 25^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1.9 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega$ $T_j = 25^\circ\text{C}$ prior to surge	-	120	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 1.9 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega; T_j \leq 150^\circ\text{C}$ $T_j = 100^\circ\text{C}$ prior to surge	-	20	mJ
			-	3.6	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX1N60E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 480\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 0.9\text{ A}$	-	5.3	6	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 1.9\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.1	1.4	V

PowerMOS transistor

PHX1N60E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 0.9\text{ A}$	0.5	0.8	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	224	310	pF
C_{oss}	Output capacitance		-	27	40	pF
C_{rss}	Feedback capacitance		-	6	10	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 1.9\text{ A}; V_{DS} = 480\text{ V}$	-	10	-	nC
Q_{gs}	Gate to source charge		-	1	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	5	-	nC
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 1.9\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	10	15	ns
t_r	Turn-on rise time		-	30	45	ns
$t_{d(off)}$	Turn-off delay time		-	30	40	ns
t_f	Turn-off fall time		-	20	30	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 1.9\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	3.5	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP4N40E

PHX2N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	2.4	A
P_{tot}	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.8	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	400	V
V_{DGR}	Drain-gate voltage		-	400	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$R_{GS} = 20 \text{ k}\Omega$	-	2.4	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.5	A
		$T_{hs} = 100 \text{ }^\circ\text{C}$	-	9.6	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	2.4	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	9.6	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 4.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	190	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	35	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	5	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 4.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	5	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX2N40E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; R.H. $\leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 320\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 2.1\text{ A}$	-	1.5	1.8	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 4.2\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.2	1.6	V

PowerMOS transistor

PHX2N40E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 2.1\text{ A}$	1.7	2.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	360	500	pF
C_{oss}	Output capacitance		-	60	80	pF
C_{rss}	Feedback capacitance		-	25	60	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 4.2\text{ A}; V_{DS} = 320\text{ V}$	-	19	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	10	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.5\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	15	20	ns
t_r	Turn-on rise time		-	40	60	ns
$t_{d\ off}$	Turn-off delay time		-	50	65	ns
t_f	Turn-off fall time		-	30	40	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 4.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	300	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.5	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP3N50E

PHX2N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	1.9	A
P_{tot}	Total power dissipation	25	W
$R_{DS(on)}$	Drain-source on-state resistance	3	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.9	A
		$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.2	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	7.6	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.9	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	7.6	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 3.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$ $T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	210	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$T_j = 100 \text{ }^\circ\text{C}$ prior to surge $I_D = 3.2 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	33	mJ
			-	5	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX2N50E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
		$V_{GS} = 10\text{ V}$; $I_D = 1.6\text{ A}$	-	2.4	3.0	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 3.2\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.1	1.5	V

PowerMOS transistor

PHX2N50E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 1.6\text{ A}$	1.0	2.0	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	55	80	pF
C_{rss}	Feedback capacitance		-	20	55	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 3.2\text{ A}; V_{DS} = 400\text{ V}$	-	20	-	nC
Q_{gs}	Gate to source charge		-	2	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	10	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	15	20	ns
t_r	Turn-on rise time		-	40	60	ns
$t_{d\ off}$	Turn-off delay time		-	50	65	ns
t_f	Turn-off fall time		-	30	40	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 3.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	3.5	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP3N50E

PHX2N60E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	2.4	A
P_{tot}	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	2.2	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	600	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25^\circ\text{C}$	-	2.4	A
		$T_{hs} = 100^\circ\text{C}$	-	1.5	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	9.6	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25^\circ\text{C}$	-	2.4	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	9.6	A
P_{tot}	Total power dissipation	$T_{hs} = 25^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 4.3 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega$	-	290	mJ
		$T_j = 25^\circ\text{C}$ prior to surge	-	46	mJ
		$T_j = 100^\circ\text{C}$ prior to surge	-	7.5	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 4.3 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega; T_j \leq 150^\circ\text{C}$	-	7.5	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX2N60E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{\text{HS}} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; R.H. $\leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{\text{th j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{\text{th j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{\text{GS}} = 0\text{ V}$; $I_{\text{D}} = 0.25\text{ mA}$	600	-	-	V
$V_{\text{GS}(\text{TO})}$	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}}$; $I_{\text{D}} = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{\text{DS}} = 600\text{ V}$; $V_{\text{GS}} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{\text{DS}} = 480\text{ V}$; $V_{\text{GS}} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$R_{\text{DS}(\text{ON})}$	Drain-source on-state resistance	$V_{\text{GS}} = \pm 30\text{ V}$; $V_{\text{DS}} = 0\text{ V}$	-	10	100	$\text{n}\Omega$
V_{SD}	Source-drain diode forward voltage	$V_{\text{GS}} = 10\text{ V}$; $I_{\text{D}} = 2.15\text{ A}$	-	2.1	2.2	Ω
		$I_{\text{F}} = 4.3\text{ A}$; $V_{\text{GS}} = 0\text{ V}$	-	1.1	1.4	V

PowerMOS transistor

PHX2N60E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 2.15\text{ A}$	1.5	2.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
C_{oss}	Output capacitance		-	90	140	pF
C_{rss}	Feedback capacitance		-	40	70	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 4.3\text{ A}; V_{DS} = 480\text{ V}$	-	35	-	nC
Q_{gs}	Gate to source charge		-	8	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	14	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.5\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	10	45	ns
t_r	Turn-on rise time		-	45	60	ns
$t_{d\ off}$	Turn-off delay time		-	100	140	ns
t_f	Turn-off fall time		-	40	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 4.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP5N40E

PHX4N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	3.6	A
P_{tot}	Total power dissipation	30	W
$R_{DS(on)}$	Drain-source on-state resistance	1.0	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	400	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	3.6	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 100 \text{ }^\circ\text{C}$ $T_{hs} = 25 \text{ }^\circ\text{C}$	-	2.3	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	3.6	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	14.4	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 6.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	290	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$T_j = 25 \text{ }^\circ\text{C}$ prior to surge $T_j = 100 \text{ }^\circ\text{C}$ prior to surge $I_D = 6.5 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_{j1} \leq 150 \text{ }^\circ\text{C}$	-	46	mJ
			-	7.4	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX4N40E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; R.H. $\leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 320\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 3.25\text{ A}$	-	0.8	1.0	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 6.5\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.1	1.4	V

PowerMOS transistor

PHX4N40E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 3.25\text{ A}$	2.0	3.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
C_{oss}	Output capacitance		-	120	180	pF
C_{rss}	Feedback capacitance		-	50	70	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 6.5\text{ A}; V_{DS} = 320\text{ V}$	-	35	-	nC
Q_{gs}	Gate to source charge		-	4	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	18	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.7\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	10	25	ns
t_r	Turn-on rise time		-	25	40	ns
$t_{d\ off}$	Turn-off delay time		-	120	140	ns
t_f	Turn-off fall time		-	40	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 6.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP4N50E

PHX4N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	2.9	A
P_{tot}	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.5	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	2.9	A
		$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.8	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	11.6	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	2.9	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	11.6	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 5.3 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	-	-
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	280	mJ
		$T_j = 100 \text{ }^\circ\text{C}$ prior to surge	-	44	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 5.3 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	7.4	mJ

Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX4N50E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$ $V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 2.65\text{ A}$	-	1.3	1.5	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 5.3\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.1	1.4	V

PowerMOS transistor

PHX4N50E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 2.65\text{ A}$	1.5	2.5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
C_{oss}	Output capacitance		-	90	140	pF
C_{rss}	Feedback capacitance		-	40	70	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 5.3\text{ A}; V_{DS} = 400\text{ V}$	-	35	-	nC
Q_{gs}	Gate to source charge		-	4	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	16	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.6\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	10	45	ns
t_r	Turn-on rise time		-	45	60	ns
$t_{d\ off}$	Turn-off delay time		-	100	140	ns
t_f	Turn-off fall time		-	40	65	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 5.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor
Isolated version of PHP6N60E

PHX4N60E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	600	V
I_D	Drain current (DC)	3.2	A
P_{tot}	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.2	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	600	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	3.2	A
		$T_{hs} = 100 \text{ }^\circ\text{C}$	-	2.0	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	13	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	3.2	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	13	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 6.5 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega$	-	570	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	91	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 6.5 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \text{ }\Omega; T_j \leq 150 \text{ }^\circ\text{C}$	-	13	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX4N60E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 600\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
		$V_{DS} = 480\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 3.25\text{ A}$	-	0.87	1.2	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 6.5\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.1	1.5	V

PowerMOS transistor

PHX4N60E

DYNAMIC CHARACTERISTICS $T_J = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 3.25\text{ A}$	2.5	5	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
C_{oss}	Output capacitance		-	170	270	pF
C_{rss}	Feedback capacitance		-	70	120	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_d = 6.5\text{ A}; V_{DS} = 480\text{ V}$	-	67	-	nC
Q_{gs}	Gate to source charge		-	7	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	33	-	nC
t_{don}	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	20	40	ns
t_r	Turn-on rise time		-	60	90	ns
t_{doff}	Turn-off delay time		-	200	250	ns
t_f	Turn-off fall time		-	75	90	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 6.5\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP10N40E

PHX5N40E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	400	V
I_D	Drain current (DC)	4.9	A
P_{tot}	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.55	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	400	V
V_{DGR}	Drain-gate voltage		-	400	V
$\pm V_{GS}$	Gate-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	30	V
I_D	Drain current (DC)	$T_{hs} = 25^\circ\text{C}$	-	4.9	A
		$T_{hs} = 100^\circ\text{C}$	-	3.0	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	19.6	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25^\circ\text{C}$	-	4.9	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25^\circ\text{C}$	-	19.6	A
P_{tot}	Total power dissipation	$T_{hs} = 25^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	520	mJ
		$T_j = 25^\circ\text{C}$ prior to surge	-	83	mJ
		$T_j = 100^\circ\text{C}$ prior to surge	-	13	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 10 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150^\circ\text{C}$	-	13	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX5N40E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 320\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	Ω
V_{SD}	Source-drain diode forward voltage	$V_{GS} = 10\text{ V}$; $I_D = 5\text{ A}$	-	0.4	0.55	Ω
		$I_F = 10\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.4	2.0	V

PowerMOS transistor

PHX5N40E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 5\text{ A}$	4	6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
C_{oss}	Output capacitance		-	170	270	pF
C_{rfs}	Feedback capacitance		-	70	120	pF
$Q_{g(\text{tot})}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}; V_{DS} = 320\text{ V}$	-	65	-	nC
Q_{gs}	Gate to source charge		-	8	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	37	-	nC
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{GEN} = 50\text{ }\Omega$	-	20	40	ns
t_r	Turn-on rise time		-	60	90	ns
$t_{d\text{off}}$	Turn-off delay time		-	200	250	ns
t_f	Turn-off fall time		-	75	90	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 10\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PowerMOS transistor

Isolated version of PHP8N50E

PHX5N50E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a full pack, plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	500	V
I_D	Drain current (DC)	4	A
P_{tot}	Total power dissipation	30	W
$R_{DS(on)}$	Drain-source on-state resistance	0.8	Ω


PINNING - SOT186A

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	500	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
I_D	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	4	A
		$T_{hs} = 100 \text{ }^\circ\text{C}$	-	2.5	A
I_{DM}	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	16	A
I_{DR}	Source-drain diode current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	4	A
I_{DRM}	Source-drain diode current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	16	A
P_{tot}	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
T_{stg}	Storage temperature		-55	150	$^\circ\text{C}$
T_j	Junction temperature		-	150	$^\circ\text{C}$

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 8 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$	-	510	mJ
		$T_j = 25 \text{ }^\circ\text{C}$ prior to surge	-	82	mJ
W_{DSR}^1	Drain-source repetitive unclamped inductive turn-off energy	$I_D = 8 \text{ A}$; $V_{DD} \leq 50 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $T_j \leq 150 \text{ }^\circ\text{C}$	-	13	mJ

1. Pulse width and frequency limited by $T_{j(max)}$

PowerMOS transistor

PHX5N50E

ISOLATION LIMITING VALUE & CHARACTERISTIC $T_{hs} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50\text{-}60\text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-		2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 0.25\text{ mA}$	2.0	3.0	4.0	V
I_{DSS}	Drain-source leakage current	$V_{DS} = 500\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 30\text{ V}$; $V_{DS} = 0\text{ V}$	-	10	100	nA
		$V_{GS} = 10\text{ V}$; $I_D = 4\text{ A}$	-	0.67	0.8	Ω
V_{SD}	Source-drain diode forward voltage	$I_F = 8\text{ A}$; $V_{GS} = 0\text{ V}$	-	1.4	2.0	V

PowerMOS transistor

PHX5N50E

DYNAMIC CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}; I_D = 4\text{ A}$	4	6	-	S
C_{iss}	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
C_{oss}	Output capacitance		-	170	270	pF
C_{rss}	Feedback capacitance		-	70	120	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10\text{ V}; I_D = 8\text{ A}; V_{DS} = 400\text{ V}$	-	65	-	nC
Q_{gs}	Gate to source charge		-	8	-	nC
Q_{gd}	Gate to drain (Miller) charge		-	34	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{GEN} = 50\ \Omega$	-	20	40	ns
t_r	Turn-on rise time		-	60	90	ns
$t_{d\ off}$	Turn-off delay time		-	200	250	ns
t_f	Turn-off fall time		-	75	90	ns
t_{rr}	Source-drain diode reverse recovery time	$I_F = 8\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
Q_{rr}	Source-drain diode reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6	-	μC
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

PACKAGE OUTLINES


	Page
SOT186	1126
SOT186A	1127
SOT223	1128
SOT263	1129
SOT263-01	1130
SOT404	1131
SOT426	1132
TO220AB	1133

**PowerMOS Transistors including
TOPFETs and IGBTs**

Package outlines

Dimensions in mm

Net Mass: 2 g




SOT186; The seating plane is electrically isolated from all terminals.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for F-pack envelopes.
3. Epoxy meets UL94 V0 at 1/8".

PowerMOS Transistors including
TOPFETs and IGBTs

Package outlines




Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for F-pack envelopes.
3. Epoxy meets UL94 V0 at 1/8".

Dimensions in mm

Net Mass: 0.11 g




SOT223 surface mounting package¹.

¹ For further information, refer to surface mounting instructions for SOT223 envelope. Epoxy meets UL94 V0 at 1/8".

PowerMOS Transistors including
TOPFETs and IGBTs

Package outlines



Note


1. Refer to mounting instructions for TO220 envelopes.
2. Epoxy meets UL94 V0 at 1/8".

PowerMOS Transistors including
TOPFETs and IGBTs

Package outlines

Dimensions in mm

Net Mass: 2 g




SOT263 leadform 263-01;

pin 3 connected to mounting base.

Note


1. Refer to mounting instructions for TO220 envelopes.
2. Epoxy meets UL94 V0 at 1/8".



Notes

1. Epoxy meets UL94 V0 at 1/8".

MOUNTING INSTRUCTIONS




Notes


1. Plastic meets UL94 V0 at 1/8".

PowerMOS Transistors including
TOPFETs and IGBTs

Package outlines



MOUNTING INSTRUCTIONS




Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".

PowerMOS Transistors including
TOPFETs and IGBTs

Package outlines



Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for TO220 envelopes.
3. Epoxy meets UL94 V0 at 1/8".









LEADFORM OPTIONS

PowerMOS Transistors including TOPFETs and IGBTs

Leadform options










LEADFORM OPTIONS

- These options require a special part number before ordering.
- Contact your local Philips Semiconductors representative for pricing, minimum order quantities and part number.



PowerMOS Transistors including TOPFETs and IGBTs

Leadform options



MOUNTING INSTRUCTIONS

	Page
SOT223	1140
SOT186; SOT263; TO220AB	1152


Mounting instructions


SOT223

TAPE and REEL PACKING (SOT223)

Tape and reel packing meets the feed requirements of automatic pick and place equipment (packing conforms to IEC publication 286). The tape is an ideal shipping container, making handling easy and providing secure blister cavities in which the transistors are sealed with peel-off cover tape.

Packing quantities for SOT223 are 1000 pieces per 7-inch (180 mm) reel.





MOUNTING AND SOLDERING (SOT223)

Mounting methods

There are two basic forms of electronic component construction, those with leads for through-hole mounting and microminiature types for surface mounting (SMD). Through-hole mounting gives a very rugged construction and uses well established soldering methods. Surface mounting has the advantages of high packing density plus high-speed automated assembly. Surface mounting techniques are complex and this chapter gives only a simplified overview of the subject.

Not all electronic components are available as surface mounting types and this often leads to the mixing of through-hole with surface mounting components on one substrate (a mixed print). The mix of components affects the soldering methods that can be applied. A substrate having SMDs mounted on one or both sides but no through-hole components is likely to be suitable for reflow or wave soldering. A double-sided mixed print that has through-hole components and some SMDs on one

side and densely packed SMDs on the other normally undergoes a sequential combination of reflow and wave soldering. When the mixed print has only through-hole components on one side and all SMDs on the other, wave soldering is usually applied.

Reflow soldering

This is the preferred soldering technique for SOT223 components.

SOLDER PASTE

Most reflow soldering techniques utilize a paste that is a mixture of flux and solder. The solder paste is applied to the substrate before the components are placed. It is of sufficient viscosity to hold the components in place and, therefore, an application of adhesive is not required. Drying of the solder paste by preheating increases the viscosity and prevents any tendency for the components to become displaced during the soldering process. Preheating also minimizes thermal shock and drives off flux solvents.

Screen printing

This is the best high-volume production method of solder paste application. An emulsion-coated, fine mesh screen with apertures etched in the emulsion to coincide with the surfaces to be soldered is placed over the substrate. A squeegee is passed across the screen to force solder paste through the apertures and on to the substrate. The layer thickness of screened solder paste is usually between 150 and 200 μm .

Stencilling

In this method a stencil with etched holes to pass the paste is used. The thickness of the stencil determines the amount of amount of solder paste that is deposited on the substrate. This method is also suited to high-volume work.

Dispensing

A computer-controlled pressure syringe dispenses small doses of paste to where it is required. This method is mainly suitable for small production runs and laboratory use.

Pin transfer

A pin picks up a droplet of solder paste from a reservoir and transfers it to the surface of the substrate or component. A multi-pin arrangement with pins positioned to match the substrate is possible and this speeds up the process time.

REFLOW TECHNIQUES

Thermal conduction

The prepared substrates are carried on a conveyor belt, first through a preheating stage and then through a soldering stage. Heat is transferred to the substrate by conduction through the belt. Figure 3 shows a theoretical time/temperature relationship for thermal conduction reflow soldering. This method is particularly suited to thick film substrates and is often combined with infrared heating.

Infrared

An infrared oven has several heating elements giving a broad spectrum of infrared radiation, normally above and below a closed loop belt system. There are separate zones for preheating, soldering and cooling. Dwell time in the soldering zone is kept as short as possible to prevent damage to components and substrate. A typical

heating profile is shown in Fig.4. This reflow method is often applied in double-sided prints.

Vapour phase

A substrate is immersed in the vapours of a suitable boiling liquid. The vapours transfer latent heat of condensation to the substrate and solder reflow takes place. Temperature is controlled precisely by the boiling point of the liquid at a given pressure. Some systems employ two vapour zones, one above the other. An elevator tray, suspended from a hoist mechanism passes the substrate vertically through the first vapour zone into the secondary soldering zone and then hoists it out of the vapour to be cooled. A theoretical time/temperature relationship for this method is shown in Fig.5.




Fig.3 Theoretical time/temperature curve for a typical thermal conduction reflow cycle.




Fig.4 Typical temperature profile of an infrared oven operating at a belt speed of 0.41 m/min.




Fig.5 Theoretical time/temperature curve relationship for dual vapour reflow soldering.

Wave soldering

This soldering technique can be applied to SOT223 components.

ADHESIVE APPLICATION

Since there are no connecting wires to retain them, leadless and short-leaded components are held in place with adhesive for wave soldering. A spot of adhesive is carefully placed between each SMD and the substrate. The adhesive is then heat-cured to withstand the forces of the soldering process, during which the components are fully immersed in solder. There are several methods of adhesive application.

Pin transfer method

A pin is used to transfer a droplet of adhesive from a reservoir to a precise position on the surface where it is required. The size of the droplet depends on pin diameter, depth to which the pin is dipped in the reservoir, rheology of the adhesive, and the temperature of adhesive and surrounds. The pin can be part of a pin array (bed of nails) that corresponds exactly with the required adhesive positions on the substrate. With this method, adhesive can be applied to the whole of one side of a substrate in one operation and is therefore suitable for high-volume production and can be used with pre-loaded mixed prints.

Alternatively, pins can be used to transfer adhesive to the components before they are placed on the substrate. This adds flexibility to production runs where variations in layout must be accommodated.

Screen printing method

A fine mesh screen is coated with emulsion except in the positions where the adhesive is required to pass. The screen is placed on the substrate and a squeegee passing across it forces adhesive through the uncoated parts of the screen. The amount of adhesive printed-through depends on the size of the uncoated screen areas, the thickness of the screen coating, the rheology of the adhesive and various machine parameters. With this method, the substrate must be flat and pre-loaded mixed prints cannot be accommodated.

Pressure syringe method

A computer-controlled syringe dispenses adhesive from an enclosed reservoir by means of pulses of compressed air. The adhesive dot size depends on the size of the syringe nozzle, the duration and pressure of the pulsed

air and the viscosity of the adhesive. This method is most suited to low volume production. An advantage is the flexibility provided by computer programmability.

FLUXING

The quality of the soldered connections between components and substrate is critical for circuit performance and reliability. Flux promotes solderability of the connecting surfaces and is chosen for the following attributes:

- Removal of surface oxides
- Prevention of reoxidation
- Transference of heat from source to joint area
- Residue that is non-corrosive or, if residue is corrosive, should be easy to clean away after soldering
- Ability to improve wettability (readiness of a metal surface to form an alloy at its interface with the solder) to ensure strong joints with low electrical resistance
- Suitability for the desired method of flux application.

In wave soldering, liquified flux is usually applied as a foam, a spray or in a wave.

Foam

Flux foam is made by forcing low-pressure, water-free clean air through an aerator immersed in liquid flux. Fine bubbles of flux are directed onto the substrate/component surfaces where they burst and form a thin, even layer. The flux also penetrates any plated-through holes. The flux has to be chosen for its foaming capabilities.

Spray

Several methods of spray fluxing exist, the most common involves a mesh drum rotating in liquid flux. Air is blown into the drum which, when passing through the fine mesh, directs a spray of flux onto the underside of the substrate. The amount of flux deposited is controllable by the speed of the substrate passing through the spray, the speed of rotation of the drum and the density of the flux.

Wave

A wave fluxer creates a double flowing wave of liquid flux which adheres to the surface as the substrate passes through. Wave height control is essential and a soft

wipe-off brush is usually incorporated to remove excess flux from the substrate.

PRE-HEATING

Pre-heating of the substrate and components is performed immediately before soldering. This reduces thermal shock as the substrate enters the soldering process, causes the flux to become more viscous and accelerates the chemical action of the flux and so speeds up the soldering action.

SOLDERING

Wave soldering is usually the best method to use when high throughput rates are required. The single-wave soldering principle (Fig.6) is the most straight forward method and can be used on simple substrates with two-terminal SMD components. More complex substrates with increased circuit density and closer spacing of conductors can pose the problems of nonwetting (dry joints) and solder bridging. Bridging can occur across the closely spaced leads of multi-leaded devices as well as across adjacent leads on neighbouring components. Nonwetting is usually caused by components with plastic bodies. The plastic is not wetted by solder and creates a depression in the solder wave, which is augmented by surface tension. This can cause a shadow behind the component and prevent solder from reaching the joint surfaces. A smooth laminar solder wave is required to avoid bridging and a high pressure wave is needed to completely cover the areas that are difficult to wet. These conflicting demands are difficult to attain in a single wave but dual wave techniques go a long way in overcoming the problem.

In a dual wave machine (Fig.7), the substrate first comes into contact with a turbulent wave which has a high vertical velocity. This ensures good solder contact with both edges of the components and prevents joints from being missed. The second smooth laminar wave completes the formation of the solder fillet, removes excess solder and prevents bridging. Figure 8 indicates the time/temperature relationship measured at the soldering site in dual wave soldering.

New methods of wave soldering are developing continually. For example, the Omega System is a single wave agitated by pulses, which combines the functions of smoothness and turbulence. In another, a lambda wave injects air bubbles in the final part of the wave. A further innovation is the hollow jet wave in which the solder wave flows in the opposite direction to the substrate.




Fig.6 Single wave soldering principle.




Fig.7 Dual wave soldering principle.





Fig.8 Typical time-temperature curve measured at the soldering site.

Footprint design

The footprint design of a component for surface mounting is influenced by many factors:

- Features of the component, its dimensions and tolerances
- Circuit board manufacturing processes
- Desired component density
- Minimum spacing between components
- Circuit tracks under the component
- Component orientation (if wave soldering)
- Positional accuracy of solder resist to solder lands
- Positional accuracy of solder paste to solder lands (if reflow soldering)
- Component placement accuracy
- Soldering process parameters
- Solder joint reliability parameters.

SOT223 FOOTPRINTS




Dimensions in mm.

Placement accuracy: ± 0.25 mm.

- 1) To improve the power dissipation the marked dimensions may be enlarged without changing the solder resist cut out of the footprint.

Fig.9 Reflow soldering footprint for SOT223; typical dimensions.



Mounting instructions

Hand soldering microminiature components

It is possible to solder microminiature components with a light-weight hand-held soldering iron, but this method has obvious drawbacks and should be restricted to laboratory use and/or incidental repairs on production circuits:

- Hand-soldering is time-consuming and therefore expensive
- The component cannot be positioned accurately and the connecting tags may come into contact with the substrate and damage it
- There is a risk of breaking the substrate and internal connections in the component could be damaged
- The component envelope could be damaged by the soldering iron.

THERMAL CONSIDERATIONS

Thermal resistance

Circuit performance and long-term reliability are affected by the temperature of the transistor die. Normally, both are improved by keeping the die temperature (junction temperature) low.


Electrical power dissipated in any semiconductor device is a source of heat. This increases the temperature of the die about some reference point, normally an ambient

temperature of 25 °C in still air. The size of the increase in temperature depends on the amount of power dissipated in the circuit and the net thermal resistance between the heat source and the reference point.

Devices lose most of their heat by conduction when mounted on a substrate. Referring to Fig.11, heat conducts from its source (the junction) via the envelope leads and soldered connections to the substrate. Some heat radiates from the envelope into the surrounding air where it is dispersed by convection or by forced cooling air. Heat that radiates from the substrate is dispersed in the same way.

The elements of thermal resistance shown in Fig.12 are defined as follows:

- $R_{th\ j-mb}$ thermal resistance from junction to mounting base
- $R_{th\ j-c}$ thermal resistance from junction to case
- $R_{th\ j-s}$ thermal resistance from junction to soldering point
- $R_{th\ s-a}$ thermal resistance from soldering point to ambient
- $R_{th\ c-a}$ thermal resistance from case to ambient ($R_{th\ s-a}$ and $R_{th\ c-a}$ are the same for most envelopes)
- $R_{th\ j-a}$ thermal resistance from junction to ambient.



Heat radiates from the envelope (1) to ambient.
Heat conducts via leads (2), solder joints (3) to the substrate (4).

Fig.11 Heat losses.




Fig.12 Representation of thermal resistance paths of a device mounted on a substrate or printed board.

Mounting instructions

SOT223

The temperature at the junction depends on the ability of the envelope and its mounting to transfer heat from the junction region to the ambient environment. The basic relationship between junction temperature and power dissipation is:

$$\begin{aligned} T_{j \max} &= T_{\text{amb}} + P_{\text{tot max}} (R_{\text{th j-s}} + R_{\text{th s-a}}) \\ &= T_{\text{amb}} + P_{\text{tot max}} (R_{\text{th j-a}}) \end{aligned}$$

where

$T_{j \max}$ is the maximum junction temperature

T_{amb} is the ambient temperature

$P_{\text{tot max}}$ is the maximum power handling capability of the device, including the effects of external loads when applicable.


In the expression for $T_{j \max}$, only T_{amb} and $R_{\text{th s-a}}$ can be varied by the user. The package mounting technique and the flow of cooling air are factors that affect $R_{\text{th s-a}}$. The device power dissipation can be controlled to a limited extent but under recommended usage, the supply voltage and circuit loading dictate a fixed power maximum. The $R_{\text{th j-s}}$ value is essentially independent of external mounting method and cooling air; but is sensitive to the materials used in the envelope construction, the die bonding method and the die area, all of which are fixed.

Values of $T_{j \max}$ and $R_{\text{th j-s}}$ or $R_{\text{th j-c}}$ are given in the device data sheets. For applications where the temperature of the case is stabilized by a large or temperature-controlled heatsink, the junction temperature can be calculated from

$T_j = T_{\text{case}} + P_{\text{tot}} \times R_{\text{th j-c}}$ or, using the soldering point definition, from $T_j = T_{\text{solder}} + P_{\text{tot}} \times R_{\text{th j-s}}$.

Thermal resistance ($R_{\text{th s-a}}$ and $R_{\text{th c-a}}$)

The thermal resistance from soldering point to ambient and that from case to ambient depends on the shape and material of the tracks and substrate as illustrated in Figs 13 and 14. Standard mounting conditions to set the maximum power ratings of the SOT223 envelope are shown in Fig. 15. This shows single-sided 35 μm copper-clad epoxy fibre-glass print, 1.5 mm thick. the tracks are fully solder-tinned and the shaded areas shown are copper.



GENERAL DATA AND INSTRUCTIONS

General rules

1. Fasten the device to the heatsink before soldering the leads.
2. Avoid stress to the leads.
3. Keep mounting tool (e.g. screwdriver) clear of the plastic body.
4. The rectangular washer may only touch the plastic part of the body; it should not exert any force on that part (screw mounting).

Mounting methods

CLIP MOUNTING

Mounting with a spring clip gives:

- a) A good thermal contact under the crystal area, and slightly lower thermal resistance than screw mounting.
- b) Safe insulation for mains operation.

Minimum force for good heat transfer is 10 N.

Maximum force to avoid damaging the device is 80 N.

M3 SCREW MOUNTING

It is recommended that the rectangular spacing washer is inserted between screw head and mounting tab.

Do not use self-tapping screws.

Mounting torque for screw mounting:

For thread-forming screws these are final values.

Minimum torque for good heat transfer is 0.55 Nm.

Maximum torque to avoid damaging the device is 0.80 Nm.

When a nut or screw is driven directly against the tab, the torques are as follows:

Minimum torque for good heat transfer is 0.40 Nm.

Maximum torque to avoid damaging the device is 0.60 Nm.

RIVET MOUNTING NON-INSULATED.

The device should not be pop-riveted to the heatsink. It is permissible to press-rivet the metal tab providing that eyelet rivets of soft material are used, and the press forces are slowly and carefully controlled.

This method is not permitted for full-pack envelopes because it will damage the plastic encapsulation.



Heatsink requirements

Flatness in the mounting area: 0.02 mm maximum per 10 mm.

Mounting holes must be deburred, for further information see clip and screw mounting instructions.

Heatsink compound

The thermal resistance from mounting base to heatsink ($R_{th\ mb-h}$) can be reduced by applying a metallic oxide compound between the contact surfaces. Values given are of thermal resistance using this type of compound. Dow Corning 340 Heat sink compound is recommended. For insulated mounting, the compound should be applied to the bottom of both device and insulator.



Thermal data for heatsink mounting methods (TO220 only)

Typical figures, for exact figures see data for each device type.

$R_{th\ mb-h}$	Thermal resistance from mounting base to heatsink	K/W	
		clip	screw
Mounting method			
direct with heatsink compound		0.3	0.5
direct without heatsink compound		1.4	1.4
with heatsink compound and 0.1 mm maximum mica insulator		2.2	-
with heatsink compound and 0.25 mm maximum alumina insulator		0.8	-
with heatsink compound and 0.05 mm mica insulator insulated up to 500 V		-	1.4
insulated up to 800 V / 1000 V		-	1.6
without heatsink compound and 0.05 mm mica insulator insulated up to 500 V		-	3.0
insulated up to 800 V / 1000 V		-	4.5

Additional insulators are generally not required when mounting the full-pack outlines.

Soldering

Recommendations for devices with a maximum junction temperature rating < 175 °C:

DIP OR WAVE SOLDERING.

Maximum permissible solder temperature is 260 °C at a distance from the body of > 5 mm and for a total contact time with soldering bath or waves of < 7 s.

HAND SOLDERING.

Maximum permissible temperature is 275 °C at a distance from the body of > 3 mm and for a total contact time with the soldering iron of < 5 s.

The body of the device must not touch anything with a temperature > 200 °C.

It is not permitted to solder the metal tab of the device to a heatsink, otherwise the junction temperature rating will be exceeded.

Avoid any force on body and leads during or after soldering; do not correct the position of the device or of its leads after soldering.


Lead bending

Maximum permissible tensile force on the body for 5 seconds is 20 N.

The leads can be bent, twisted or straightened. To keep forces within the above mentioned limits the leads should always be clamped rigidly near the body during bending. This is also to prevent damage to the seal of the leads within the plastic body.

Leads can be bent as near to the body as required, but adequate length should always be allowed for clamping. This is a minimum of 1.75 mm from the body to the start of a bend radius.


The internal radius of bend should never be less than the thickness of the lead. A minimum radius of at least 1.5 x lead thickness is preferred. See figure 1. Surface cracks in the dip tin coating on the lead are common when a radius less than 1.5 x lead thickness is used. Although exposing the copper material, these cracks do not affect the mechanical strength of the lead. Lead forming by Philips is available as an option on all products supplied in these outlines.



Additional guide-lines

It is recommended that where a device is rigidly secured to a heatsink which is in turn rigidly secured to a PCB, that a bend is put in the leads to act as an expansion loop. This will prevent differential expansion


of the mounting parts transferring stress to the soldering joint, as shown in figure 2 below. This is only necessary where the device is mounted so rigidly that expansion forces are transmitted through the assembly.



INSTRUCTIONS FOR CLIP MOUNTING


Direct mounting with clip 56363

1. Apply heatsink compound to the mounting base, then place the device on the heatsink.
2. Push the short end of the clip into the narrow slot in the heatsink with the clip at an angle of 10° to 30° to the vertical. See figures 3 and 4.
3. Push down the clip over the device until the long end of the clip snaps into the wide slot in the heatsink. The clip should bear on the plastic body, not on the tab. See figure 5.

**Insulated mounting with clip 56364**

With the insulators 56367 or 56369 insulation up to 2 kV is obtained.

1. Apply heatsink compound to the bottom of both device and insulator, then place the device with the insulator on the heatsink.
2. Push the short end of the clip into the narrow slot in the heatsink with the clip at an angle of 10° to 30° to the vertical. See figures 6, 7 and 8.
3. Push down the clip over the device until the long end of the clip snaps into the wide slot in the heatsink. The clip should bear on the plastic body, not on the tab. Ensure that the device is centred on the mica insulator to prevent unwanted movement.



INSTRUCTIONS FOR SCREW MOUNTING

Direct mounting with screw and spacing washer

THROUGH HEATSINK WITH NUT





Fig 9. Assembly



Dimensions in mm.

Fig 10. Heatsink requirements.

INTO TAPPED HEATSINK





Fig 11. Assembly.



Dimensions in mm.

Fig 12. Heatsink requirements.

Insulated mounting with screw and spacing washer

Not recommended where mounting tab is on mains voltage. Not applicable for F-pack.

THROUGH HEATSINK WITH NUT

Known as a "bottom mounting".




Fig 13. Insulated screw mounting with rectangular washer.

Dimensions in mm.




Fig 14. Heatsink requirements for 500 V insulation.




Fig 15. Heatsink requirements for 800 V insulation.

INTO TAPPED HEATSINK

Known as a "top mounting".




Fig 16. Insulated screw mounting with rectangular washer into tapped heatsink.

Dimensions in mm.




Fig 17. Heatsink requirements for 500 V insulation.




Fig 18. Heatsink requirements for 1000 V insulation.

DATA HANDBOOK SYSTEM

DATA HANDBOOK SYSTEM

Philips Semiconductors data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

Our data handbook titles are listed here.

Integrated circuits

<i>Book</i>	<i>Title</i>
IC01	Semiconductors for Radio and Audio Systems
IC02	Semiconductors for Television and Video Systems
IC03	Semiconductors for Wired Telecom Systems
IC04	HE4000B Logic Family CMOS
IC05	Advanced Low-power Schottky (ALS) Logic
IC06	High-speed CMOS Logic Family
IC11	General-purpose/Linear ICs
IC12	I ² C Peripherals
IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	CMOS ICs for Clocks and Watches
IC17	Semiconductors for Wireless Communications
IC18	Semiconductors for In-Car Electronics
IC19	ICs for Data Communications
IC20	80C51-based 8-bit Microcontrollers
IC22	Multimedia ICs
IC23	BiCMOS Bus Interface Logic
IC24	Low Voltage CMOS & BiCMOS Logic
IC25	16-bit 80C51XA Microcontrollers (eXtended Architecture)
IC26	IC Package Databook

Discrete semiconductors

<i>Book</i>	<i>Title</i>
SC01	Small-signal and Medium-power Diodes
SC02	Power Diodes
SC03	Thyristors and Triacs
SC04	Small-signal Transistors
SC05	Video Transistors and Modules for Monitors
SC06	High-voltage and Switching NPN Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Transistors for HF and VHF
SC08b	RF Power Transistors for UHF
SC09	RF Power Modules and Transistors for Mobile Phones
SC13a	PowerMOS Transistors including TOPFETs and IGBTs
SC13b	Small-signal and Medium-power MOS Transistors
SC14	RF Wideband Transistors
SC15	Microwave Transistors (new version planned)
SC16	Wideband Hybrid IC Modules
SC17	Semiconductor Sensors

Professional components

PC06	Circulators and Isolators
------	---------------------------

MORE INFORMATION FROM PHILIPS SEMICONDUCTORS?

For more information about Philips Semiconductors data handbooks, catalogues and subscriptions contact your nearest Philips Semiconductors national organization, select from the **address list on the back cover of this handbook**. Product specialists are at your service and enquiries are answered promptly.

OVERVIEW OF PHILIPS COMPONENTS DATA HANDBOOKS

Our sister product division, Philips Components, also has a comprehensive data handbook system to support their products. Their data handbook titles are listed here.

Display components

Book	Title
DC01	Colour Television Tubes
DC02	Monochrome Monitor Tubes and Deflection Units
DC03	Television Tuners, Coaxial Aerial Input Assemblies
DC04	Colour Monitor Tubes
DC05	Flyback Transformers, Mains Transformers and General-purpose FXC Assemblies

Magnetic products

MA01	Soft Ferrites
MA03	Piezoelectric Ceramics Specialty Ferrites
MA04	Dry-reed Switches

Passive components

PA01	Electrolytic Capacitors
PA02	Varistors, Thermistors and Sensors
PA03	Potentiometers
PA04	Variable Capacitors
PA05	Film Capacitors
PA06	Ceramic Capacitors
PA08	Fixed Resistors
PA10	Quartz Crystals
PA11	Quartz Oscillators

MORE INFORMATION FROM PHILIPS COMPONENTS?

For more information contact your nearest Philips Components national organization shown in the following list.

Argentina: BUENOS AIRES, Tel. (01) 786 7635, Fax. (01) 786 9397.
Australia: NORTH RYDE, Tel. (02) 9805 4455, Fax. (02) 9805 4466.
Austria: WIEN, Tel. (01) 601 01 12 41, Fax. (01) 60 101 12 11.
Belarus: MINSK, Tel. (5172) 200 915, Fax. (5172) 200 773.
Benelux: EINDHOVEN, Tel. (+31 40) 2783 749, Fax. (+31 40) 2788 399.
Brazil: SÃO PAULO, Tel. (011) 821 2333, Fax. (011) 829 1849.
Canada: SCARBOROUGH, Tel. (0416) 292 5161, Fax. (0416) 754 6248.
China: SHANGHAI, Tel. (021) 6485 0600, Fax. (021) 6485 5615.
Colombia: BOGOTA, Tel. (01) 345 8713, Fax. (01) 345 8712.
Denmark: COPENHAGEN, Tel. (32) 883 333, Fax. (31) 571 949.
Finland: ESPOO, Tel. 9 (0)-615 800, Fax. 9 (0)-615 80510.
France: SURESNES, Tel. (01) 4099 6161, Fax. (01) 4099 6427.
Germany: HAMBURG, Tel. (040) 2489-0, Fax. (040) 2489 1400.
Greece: TAVROS, Tel. (01) 4894 339/(01) 4894 239, Fax. (01) 4814 240.
Hong Kong: KOWLOON, Tel. 2784 3000, Fax. 2784 3003.
India: BOMBAY, Tel. (022) 4938 541, Fax. (022) 4938 722.
Indonesia: JAKARTA, Tel. (021) 520 1122, Fax. (021) 520 5189.
Ireland: DUBLIN, Tel. (01) 76 40 203, Fax. (01) 76 40 210.
Israel: TEL AVIV, Tel. (03) 6450 444, Fax. (03) 6491 007.
Italy: MILANO, Tel. (02) 6752 2531, Fax. (02) 6752 2557.
Japan: TOKYO, Tel. (03) 3740 5028, Fax. (03) 3740 0580.
Korea (Republic of): SEOUL, Tel. (02) 709 1472, Fax. (02) 709 1480.
Malaysia: PULAU PINANG, Tel. (04) 657 055, Fax. (04) 656 5951.
Mexico: EL PASO, Tel. (915) 772 4020, Fax. (915) 772 4332.
New Zealand: AUCKLAND, Tel. (09) 849 4160, Fax. (09) 849 7811.
Norway: OSLO, Tel. (22) 74 8000, Fax. (22) 74 8341.
Pakistan: KARACHI, Tel. (021) 587 4641-49, Fax. (021) 577 035/(021) 587 4546.
Philippines: MANILA, Tel. (02) 816 6380, Fax. (02) 817 3474.
Poland: WARSZAWA, Tel. (022) 612 2594, Fax. (022) 612 2327.
Portugal: LINDA-A-VELHA, Tel. (01) 416 3160/416 3333, Fax. (01) 416 3174/416 3366.
Russia: MOSCOW, Tel. (095) 247 9124, Fax. (095) 247 9132.
Singapore: SINGAPORE, Tel. 350 2000, Fax. 355 1758.
South Africa: JOHANNESBURG, Tel. (011) 470 5911, Fax. (011) 470 5494.
Spain: BARCELONA, Tel. (93) 301 63 12, Fax. (93) 301 42 43.
Sweden: STOCKHOLM, Tel. (+46) 8 632 2000, Fax. (+46) 8 632 2745.
Switzerland: ZÜRICH, Tel. (01) 488 22 11, Fax. (01) 481 77 30.
Taiwan: TAIPEI, Tel. (02) 388 7666, Fax. (02) 382 4382.
Thailand: BANGKOK, Tel. (02) 745 4090, Fax. (02) 398 0793.
Turkey: ISTANBUL, Tel. (0212) 279 2770, Fax. (0212) 282 6707.
Ukraine: KIEV, Tel. (044) 268 7327, Fax. (044) 268 6323.
United Kingdom: DORKING, Tel. (01306) 512 000, Fax. (01306) 512 345.
United States: JUPITER, FL, Tel. (561) 745 3300, Fax. (561) 745 3600.
Uruguay: MONTEVIDEO, Tel. (02) 704 044, Fax. (02) 920 601.

For all other countries apply to:

Philips Components,
 Marketing Communications,
 P.O. Box 218,
 5600 MD EINDHOVEN, The Netherlands
 Fax. +31-40-2724547.

NOTES

North American Sales Offices, Representatives and Distributors

PHILIPS SEMICONDUCTORS

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, CA 94088-3409

ALABAMA

Huntsville

Philips Semiconductors
Phone: (205) 464-0111
(205) 464-9101

Elcom, Inc.
Phone: (205) 830-4001

ARIZONA

Scottsdale

Thom Luke Sales, Inc.
Phone: (602) 451-5400

Tempe

Philips Semiconductors
Phone: (602) 820-2225

CALIFORNIA

Calabasas

Philips Semiconductors
Phone: (818) 880-6304
Centaur Corporation
Phone: (818) 878-5800

Irvine

Philips Semiconductors
Phone: (714) 453-0770
Centaur Corporation
Phone: (714) 261-2123

Loomis

B.A.E. Sales, Inc.
Phone: (916) 652-6777

San Diego

Philips Semiconductors
Phone: (619) 560-0242

San Jose

B.A.E. Sales, Inc.
Phone: (408) 452-8133

Sunnyvale

Philips Semiconductors
Phone: (408) 991-3737

COLORADO

Englewood

Philips Semiconductors
Phone: (303) 792-9011

Thom Luke Sales, Inc.
Phone: (303) 649-9717

CONNECTICUT

Wallingford

JEBCO
Phone: (203) 265-1318

FLORIDA

Clearwater

Conley and Assoc., Inc.
Phone: (813) 572-8895

Oviedo

Conley and Assoc., Inc.
Phone: (407) 365-3283

GEORGIA

Norcross

Elcom, Inc.
Phone: (770) 447-8200

ILLINOIS

Itasca

Philips Semiconductors
Phone: (708) 250-0050

Schaumburg

Micro-Tex, Inc.
Phone: (708) 885-8200

INDIANA

Indianapolis

Mohrfield Marketing, Inc.
Phone: (317) 546-6969

Kokomo

Philips Semiconductors
Phone: (765) 459-5355

MARYLAND

Columbia

Third Wave Solutions, Inc.
Phone: (410) 290-5990

MASSACHUSETTS

Chelmsford

JEBCO
Phone: (508) 256-5800

Westford

Philips Semiconductors
Phone: (508) 692-6211

MICHIGAN

Farmington Hills

Philips Semiconductors
Phone: (248) 848-7600

Novi

Mohrfield Marketing, Inc.
Phone: (810) 380-8100

MINNESOTA

Bloomington

High Technology Sales
Phone: (612) 844-9333

MISSOURI

Bridgeton

Centech, Inc.
Phone: (314) 291-4230

Raytown

Centech, Inc.
Phone: (816) 358-8100

NEW JERSEY

Toms River

Philips Semiconductors
Phone: (908) 505-1200
(908) 240-1479

NEW YORK

Ithaca

Bob Dean, Inc.
Phone: (607) 257-0007

Rockville Centre

S-J Associates
Phone: (516) 536-4242

Wappingers Falls

Bob Dean, Inc.
Phone: (914) 297-6406

NORTH CAROLINA

Cary

Philips Semiconductors
Phone: (919) 462-1332

Charlotte

Elcom, Inc.
Phone: (704) 543-1229

Raleigh

Elcom, Inc.
Phone: (919) 743-5200

OHIO

Columbus

Great Lakes Group, Inc.
Phone: (614) 885-6700

Kettering

Great Lakes Group, Inc.
Phone: (513) 298-7322

Solon

Great Lakes Group, Inc.
Phone: (216) 349-2700

OREGON

Beaverton

Philips Semiconductors
Phone: (503) 627-0110

Western Technical Sales
Phone: (503) 644-8860

PENNSYLVANIA

Erie

S-J Associates, Inc.
Phone: (216) 888-7004

Hatboro

Delta Technical Sales, Inc.
Phone: (215) 957-0600

Pittsburgh

S-J Associates, Inc.
Phone: (216) 349-2700

TENNESSEE

Dandridge

Philips Semiconductors
Phone: (615) 397-5053

TEXAS

Austin

OM Associates
Phone: (512) 794-9971

Houston

Philips Semiconductors
Phone: (281) 999-1316

OM Associates
Phone: (713) 376-6400

Richardson

Philips Semiconductors
Phone: (972) 644-1610
(972) 705-9555

OM Associates
Phone: (972) 690-6746

UTAH

Salt Lake City

Electrodyne
Phone: (801) 264-8050

WASHINGTON

Bellevue

Western Technical Sales
Phone: (206) 641-3900

Spokane

Western Technical Sales
Phone: (509) 922-7600

WISCONSIN

Waukesha

Micro-Tex, Inc.
Phone: (414) 542-5352

CANADA

PHILIPS SEMICONDUCTORS CANADA, LTD.

Calgary, Alberta

Philips Semiconductors/
Components, Inc.
Phone: (403) 735-6233

Tech-Trek, Ltd.
Phone: (403) 241-1719

Kanata, Ontario

Philips Semiconductors
Phone: (613) 599-8720

Tech-Trek, Ltd.
Phone: (613) 599-8787

Montreal, Quebec

Philips Semiconductors/
Components, Inc.
Phone: (514) 956-2134

Mississauga, Ontario

Tech-Trek, Ltd.
Phone: (416) 238-0366

Richmond, B.C.

Tech-Trek, Ltd.
Phone: (604) 276-8735

Scarborough, Ontario

Philips Semiconductors/
Components, Ltd.
(416) 292-5161

Ville St. Laurent, Quebec

Tech-Trek, Ltd.
Phone: (514) 337-7540

MEXICO

Anzures Section

Philips Components
Phone: +9-5 (800) 234-7381

El Paso, TX

Philips Components
Phone: (915) 775-4020

PUERTO RICO

Caguas

Mectron Group
Phone: (809) 746-3522

DISTRIBUTORS

Contact one of our

local distributors:

Allied Electronics
Anthem Electronics
Arrow/Schweber Electronics
Future Electronics
Hamilton Hallmark
Marshall Industries
Newark Electronics
Penstock
Richardson Electronics
Zeus Electronics

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010,
Fax. +43 160 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. +45 32 88 2636, Fax. +45 31 57 0044

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615800, Fax. +358 9 61580920

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,
Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO,
Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,
Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA,
Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo,
SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 3 301 6312, Fax. +34 3 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 632 2000, Fax. +46 8 632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2686, Fax. +41 1 481 7730

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI,
Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 625 344, Fax. +381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications,
Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1997

SCH55

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

137071/15M/03/1168

Date of release: December 1996

Document order number: 9397 750 01556

Philips
Semiconductors



Let's make things better.
PHILIPS